index
:
linux-toradex.git
colibri
colibri_vf
tegra
tegra-next
toradex_4.1-2.0.x-imx
toradex_4.1-2.0.x-imx-next
toradex_4.14-2.0.x-imx
toradex_4.14-2.0.x-imx-next
toradex_4.14-2.0.x-imx-rebased
toradex_4.14-2.3.x-imx
toradex_4.19.y
toradex_4.19.y-rt
toradex_4.20.y
toradex_4.9-1.0.x-imx
toradex_4.9-1.0.x-imx-next
toradex_4.9-1.0.x-imx-rebased
toradex_4.9-2.3.x-imx
toradex_4.9-2.3.x-imx-next
toradex_4.9-2.3.x-imx-rebased
toradex_5.0.y
toradex_5.15-2.0.x-imx
toradex_5.15-2.1.x-imx
toradex_5.15-2.2.x-imx
toradex_5.2.y
toradex_5.3.y
toradex_5.4-2.1.x-imx
toradex_5.4-2.3.x-imx
toradex_5.4.y
toradex_6.6-2.0.x-imx
toradex_6.6-2.1.x-imx
toradex_imx6
toradex_imx_3.10.17_1.0.0_ga
toradex_imx_3.10.17_1.0.0_ga-next
toradex_imx_3.14.28_1.0.0_ga
toradex_imx_3.14.52_1.1.0_ga
toradex_imx_3.14.52_1.1.0_ga-next
toradex_imx_4.1.15_1.0.0_ga
toradex_imx_4.1.15_1.0.0_ga-next
toradex_imx_4.14.78_1.0.0_ga-bring_up
toradex_imx_4.9.123_imx8mm_ga-bring_up
toradex_imx_4.9.51_imx8_beta1-bring_up
toradex_imx_4.9.51_imx8_beta1-bring_up_ov5640
toradex_imx_4.9.51_imx8_beta2-bring_up
toradex_ti-linux-5.10.y_bringup
toradex_ti-linux-6.1.y
toradex_ti-linux-6.6.y
toradex_tk1_l4t_r21.5
toradex_tk1_l4t_r21.6
toradex_tk1_l4t_r21.7
toradex_tk1_l4t_r21.7-next
toradex_vf_3.18
toradex_vf_3.18-next
toradex_vf_4.0
toradex_vf_4.0-next
toradex_vf_4.1
toradex_vf_4.1-next
toradex_vf_4.4
toradex_vf_4.4-next
Linux kernel for Apalis and Colibri modules
Toradex
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm
/
mm
/
cache-l2x0.c
Age
Commit message (
Expand
)
Author
2011-11-21
ARM: 7162/1: errata: tidy up Kconfig options for PL310 errata workarounds
Will Deacon
2011-10-26
Merge branch 'core-locking-for-linus' of git://git.kernel.org/pub/scm/linux/k...
Linus Torvalds
2011-10-17
ARM: 7114/1: cache-l2x0: add resume entry for l2 in secure mode
Barry Song
2011-10-17
ARM: 7090/1: CACHE-L2X0: filter start address can be 0 and is often 0
Barry Song
2011-10-17
ARM: 7089/1: L2X0: add explicit cpu_relax() for busy wait loop
Barry Song
2011-10-17
ARM: 7009/1: l2x0: Add OF based initialization
Rob Herring
2011-09-13
locking, ARM: Annotate low level hw locks as raw
Thomas Gleixner
2011-09-07
ARM: 7080/1: l2x0: make sure I&D are not locked down on init
Linus Walleij
2011-07-06
ARM: 6987/1: l2x0: fix disabling function to avoid deadlock
Will Deacon
2011-03-16
Merge branch 'misc' into devel
Russell King
2011-03-09
ARM: 6795/1: l2x0: Errata fix for flush by Way operation can cause data corrupti
Santosh Shilimkar
2011-02-19
ARM: 6741/1: errata: pl310 cache sync operation may be faulty
Srinidhi Kasagar
2010-10-26
ARM: l2x0: Optimise the range based operations
Santosh Shilimkar
2010-10-26
ARM: l2x0: Determine the cache size
Santosh Shilimkar
2010-10-26
arm: Implement l2x0 cache disable functions
Thomas Gleixner
2010-10-26
ARM: Improve the L2 cache performance when PL310 is used
Catalin Marinas
2010-07-29
ARM: 6272/1: Convert L2x0 to use the IO relaxed operations
Catalin Marinas
2010-07-09
ARM: 6210/1: Do not rely on reset defaults of L2X0_AUX_CTRL
Sascha Hauer
2010-05-17
Merge branch 'devel-stable' into devel
Russell King
2010-05-15
ARM: 6094/1: Extend cache-l2x0 to support the 16-way PL310
Jason McMullan
2010-03-25
ARM: 5995/1: ARM: Add L2x0 outer_sync() support (3/4)
Catalin Marinas
2010-02-15
ARM: 5919/1: ARM: L2 : Errata 588369: Clean & Invalidate do not invalidate cl...
Santosh Shilimkar
2010-02-15
ARM: 5916/1: ARM: L2 : Add maintainace by line helper functions
Santosh Shilimkar
2009-12-14
Merge branch 'pending-l2x0' into cache
Russell King
2009-12-14
ARM: cache-l2x0: make better use of background cache handling
Russell King
2009-12-14
ARM: cache-l2x0: avoid taking spinlock for every iteration
Russell King
2009-12-03
ARM: 5845/1: l2x0: check whether l2x0 already enabled
Srinidhi Kasagar
2008-09-06
[ARM] Convert asm/io.h to linux/io.h
Russell King
2007-09-17
[ARM] 4568/1: fix l2x0 cache invalidate handling of unaligned addresses
Rui Sousa
2007-07-20
[ARM] 4500/1: Add locking around the background L2x0 cache operations
Catalin Marinas
2007-02-11
[ARM] 4135/1: Add support for the L210/L220 cache controllers
Catalin Marinas