Age | Commit message (Collapse) | Author |
|
Need to ensure that the ARM_CLK rate stays exactly the same
when moving ARM_CLK from PLL2_PFD_400 to PLL1 when system
enters 24MHz state. Also need to ensure that PLL1 is enabled
before relocking the PLL to the correct rate.
Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
|
|
Add port speed define MACRO to arc_otg.h.
Signed-off-by: make shi <b15407@freescale.com>
|
|
Add platform device for V4L2 support
Signed-off-by: Robby Cai <R63905@freescale.com>
|
|
config audio pads to avoid pop-noise
Signed-off-by: Gary Zhang <b13634@freescale.com>
|
|
for avoiding pop-noise adn setting audmux pad to 1.8v on evk,
add pad ctrl for audmux iomux setting
Signed-off-by: Gary Zhang <b13634@freescale.com>
|
|
Original pad configuration does not provide enough bitfield width
to config some bits, such as LVE bit and DDR_SEL bits.
like gpr configuration, add a api to implement these special
bits pad configuration, and user may call this api in board file.
Signed-off-by: Gary Zhang <b13634@freescale.com>
|
|
- Copied the board file from ARM2, and consolidated the pinmux setting.
- Added a new pmic file for EVK.
- Added a new mach type.
- Added board_is_mx6sl_evk() API for late use if needed.
- Updated the defconfig
Signed-off-by: Robby Cai <R63905@freescale.com>
|
|
System will report oops as below. To fix it we will move mx6_timer_rate to
clock.c, so that we can avoid use clk_get_sys which cause schedule after
spin_lock.
oops log:
BUG: scheduling while atomic: kinteractiveup/1403/0x00000002
Modules linked in:
(unwind_backtrace+0x0/0xfc) from [<804f05f0>] (__schedule+0x4b8/0x6b0)
(__schedule+0x4b8/0x6b0) from [<804f12ac>] (__mutex_lock_slowpath+0x138/0x208)
(__mutex_lock_slowpath+0x138/0x208) from [<804f13b4>] (mutex_lock+0x38/0x3c)
mutex_lock+0x38/0x3c) from [<803b9134>] (clk_get_sys+0x1c/0xec)
(clk_get_sys+0x1c/0xec) from [<8005f814>] (mx6_timer_rate+0x14/0x7c)
(mx6_timer_rate+0x14/0x7c) from [<80056a20>] (_clk_gpt_get_rate+0x18/0x2c)
(_clk_gpt_get_rate+0x18/0x2c) from [<8005e89c>] (clk_get_rate+0x34/0x40)
(clk_get_rate+0x34/0x40) from [<80055f3c>] (_clk_pll_enable+0xa8/0x1ec)
(_clk_pll_enable+0xa8/0x1ec) from [<80056088>] (_clk_pll1_enable+0x8/0x20)
(_clk_pll1_enable+0x8/0x20) from [<80056998>] (_clk_arm_set_rate+0x278/0x2e8)
(_clk_arm_set_rate+0x278/0x2e8) from [<8005e824>] (clk_set_rate+0x54/0x68)
(clk_set_rate+0x54/0x68) from [<80061660>] (set_cpu_freq+0xb8/0x160)
(set_cpu_freq+0xb8/0x160) from [<800618b4>] (mxc_set_target+0xf0/0x20c)
(mxc_set_target+0xf0/0x20c) from [<80372388>](__cpufreq_driver_target+0x54/0x60)
Signed-off-by: Robin Gong <b38343@freescale.com>
|
|
1.add new cpu setpoint: replace 498Mhz with 672Mhz,and remove 198Mhz.
but now 498Mhz seems not stable enough, comment now, test enough to
add it. Rigel kept unchange now.
2.support adjusting VDDSOC/VDDPU when cpu frequency change.
Signed-off-by: Robin Gong <b38343@freescale.com>
|
|
Add thermal irq alarm function.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
Add hdmi-sdma script enum type for SDMA script.
Signed-off-by: Chen Liangjun <b36089@freescale.com>
|
|
1 Add HDMI sdma periphal enum type.
2 Add private data type for imx_dma_data.
Signed-off-by: Chen Liangjun <b36089@freescale.com>
|
|
Define more variable in struct mxc_edid_cfg for HDMI VSDB.
Signed-off-by: Sandor Yu <R01008@freescale.com>
|
|
This patch will add arch support of DCP/RNGB.
Signed-off-by: Terry Lv <r65388@freescale.com>
|
|
Add VPU_IOC_PHYMEM_CHECK ioctl in header file.
This IOCTL will check the phy memory address is valid or not.
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
|
|
When defining macro "IO_ADDRESS", the address is checked against PERIPH
address.
((x) <= (unsigned long)(ARM_PERIPHBASE + ARM_PERIPHBASE)) ...
The second "ARM_PERIPHBASE" is obviously a typo, should changed to
ARM_PERIPHBASE_SIZE
Signed-off-by: Eric Sun <jian.sun@freescale.com>
Signed-off-by: Garg Nitin <b37173@freescale.com>
|
|
Added HDMI I2C Master register define and bit setting.
Signed-off-by: Sandor Yu <R01008@freescale.com>
|
|
added function mxc_edid_parse_ext_blk defined.
Signed-off-by: Sandor Yu <R01008@freescale.com>
|
|
Added IOMUX and pad setting for HDMI DDC for mx6q/mx6dl.
Signed-off-by: Sandor Yu <R01008@freescale.com>
|
|
- Changes to IOMUX to allow HDMI CEC controller to use KEY_ROW2
pin that it needs
- Add cec device in platform-mxc_hdmi.c
- Add MXC_HDMI_CEC in imx6_defconfig
Signed-off-by: Zhang Xiaodong <B39117@freescale.com>
|
|
1.add watchdog irq in device structure
2.modify watchdog irq macro define to meet _SOC_
Signed-off-by: Robin Gong <B38343@freescale.com>
|
|
Register PMU resources during system bootup, so that "Perf" Command can
be used to get misc performance data of a running program
The "Perf" Exe should be built manually in
"./tools/perf" using the following command line
> make CROSS_COMPILER=... ARCH=arm CFLAGS="-static -DGElf_Nhdr=Elf32_Nhdr"
then copy the "Perf" executable to rootfs/bin
Usage :
perf # show help content
perf list # show all available statistics options
perf stat ls # show all statistics of a "ls" command
perf stat -e cycles tar cvfz bin.tgz /bin
# show "cycles" statistics of command
# "tar cvfz ...."
MX6 Series Chips bound all CPUs PERFMON IRQ to one, this may cause some
problems when get per-CPU statistics. Need further investigation
Signed-off-by: Eric Sun <jian.sun@freescale.com>
|
|
Add baseAddress parameter for GPU resource according to different
SOC
Signed-off-by: Larry Li <b20787@freescale.com>
|
|
- Add variable pad speed setting per SD clk freq.
- Add SD3.0 support on SD1, SD2, and SD3.
- Enhance drive strength on SD pad to improve its compatibility.
- change the definition of pad speed changing interface
- combine pad speed setting for different SD host controllers into one function.
Signed-off-by: Ryan QIAN <b32804@freescale.com>
Acked-by: Lily Zhang
|
|
Add ELAN capacitive TS support on EINK-DC3 stacked on MX6SL_ARM2 board
- configure the iomux setting (need 4.7K Ohm pull up on 'touch_int_b')
- configure the i2c slave addr
- configure the GPIO setting for ELAN ce/int/rst
- update the defconfig
Signed-off-by: Robby Cai <R63905@freescale.com>
|
|
Add the support for keypad on EINK-DC3 board which is stacked on ARM2 board.
- configure the iomux setting
- add dummy kpp clock to fool imx_keypad driver
- add platform device for keypad
- add key mapping (4x4 array) used on EINK-DC3
- update the defconfig for keypad driver
Signed-off-by: Robby Cai <R63905@freescale.com>
|
|
this patch add more iomux strength to mx6dl's emmc.
otherwise, -110 error when access emmc will occures.
current test show this patch can improve on this issue.
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
|
|
Add IPU oneshot interrupt mode: IPU_IRQF_ONESHOT.
Interrupt is not reenabled after irq handler finished.
Signed-off-by: Wayne Zou <b36644@freescale.com>
|
|
enhance drive strength of sd pad ctrl to 40ohm otherwise it
will report error while trying to communicate with atheros
wifi.
error message looks like:
- "mmc2: error -84 whilst initialising SDIO card"
Signed-off-by: Ryan QIAN <b32804@freescale.com>
|
|
Add HDMI register define in HDMI register head file
Signed-off-by: Sandor Yu <R01008@freescale.com>
|
|
- Add IOMUX pad config defines and GPIO defines
- Add platform device/data for SPDC
- Add IRQ number define for SPDC
Signed-off-by: Fugang Duan <B38611@freescale.com>
|
|
- update LCDIF pinmux setting (and pad ctrl setting)
- correct LCDIF pixel clock setting
- add platform device/data for lcdif
Signed-off-by: Robby Cai <R63905@freescale.com>
|
|
1.add MMC_PM_WAKE_SDIO_IRQ capability, it should be
used together with MMC_PM_KEEP_POWER although not support
SDIO wakeup in function.
2.add MMC_CAP_NONREMOVABLE to describe imx6's three sdhc
devices's removable feature.Now emmc is permanent,sdio and
sd is removable instead of all default were permanent before.
According to this feature, detimine whether reinit card
or not in resume.
Signed-off-by: B38613 <B38613@freescale.com>
|
|
Add FEC support for mx6-sololite:
- Add FEC pad iomux setting.
- Power on phy and init fec.
- Add devname to distinguish different IP.
- Use ANATOP as FEC clock source in default, remove redundant
config "FEC_CLOCK_FROM_ANATOP".
Signed-off-by: Fugang Duan <B38611@freescale.com>
|
|
- add pull up ctrl to make the ID to be high by default
Signed-off-by: Tony LIU <junjie.liu@freescale.com>
|
|
modify usb wakeup interrupt number for mx6sl
Signed-off-by: Tony LIU <junjie.liu@freescale.com>
|
|
- in mx6sl RM, the irq of usb h1(usb otg2) is 72, but
in fact, it should be 74, we need change the irq special
for mx6sl
Signed-off-by: Tony LIU <junjie.liu@freescale.com>
|
|
fix build failure invoke by reboot function patch,
and refine the code to clear the warnning message.
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
|
|
Add clock support for i.MX 6SoloLite. A new clock file has been created
to reflect the substantial set of changes in the clocks used between
6SoloLite and other 6 series SoCs.
Signed-off-by: Jason Liu <r64343@freescale.com>
Signed-off-by: Robby Cai <r63905@freescale.com>
|
|
Add i.MX 6SoloLite SoC revision support
Signed-off-by: Jason Liu <r64343@freescale.com>
|
|
Add support for the Memory map, IRQ, and IOMUX layout of the i.MX
6SoloLite SoC.
Signed-off-by: Robby Cai <R63905@freescale.com>
Signed-off-by: Jason Liu <r64343@freescale.com>
|
|
add reboot to special function like mfg download mode,
android fastboot, recovery mode.
It use ASRC register to enter mfgtool download mode and other function.
For android fastboot, recovery function it use ASRC_GPR10 bit 7-8 bit,
it will checked in uboot and clear after read.
Add this feature to improve recovery function, to avoid infinit looping
enter recovery mode if some thing goes wrong in fastboot mode.
Also add convient function for developer.
usage:
download mode: "reboot download"
fastboot : "reboot fastboot"
recovery mode: "reboot recovery"
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
|
|
Place CAAM Job Ring resources in their own struct,
and treat as array to the limit of instantiable rings.
Signed-off-by: Steve Cornelius <steve.cornelius@freescale.com>
|
|
Add CAAM instantiation data to i.MX6 common platform device set.
Signed-off-by: Steve Cornelius <steve.cornelius@freescale.com>
|
|
The DDR frequency needs to be at 50MHz for low power audio
playback. So added a new low power mode for audio.
Set the AHB to 25MHz, AXI to 50MHz and DDR to 50MHz in this
mode.
Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
|
|
Get speaker allocation data block information from the EDID.
Translate the EDID speaker allocation to audio infoframe
speaker allocation (different bit mapping) given the number
of channels of audio being played.
Set channel count information in HDMI_FC_AUDICONF0.
Set speaker allocation information in HDMI_FC_AUDICONF2.
From CEA-861-D spec:
NOTE—HDMI requires the CT, SS and SF fields to be set to 0 (Refer
to Stream Header) as these items are carried in the audio stream.
Signed-off-by: Alan Tull <r80115@freescale.com>
|
|
The idea is to get the soc silicon revision from DIGPROG register Of
ANATOP(USB_ANALOG_DIGPROG), which will make kernel code independent
with bootloader which need pass the system_rev by ATAG.
This patch also will print the chip name and revision when kernel boot
up since this information is important for customer to know.
on i.mx6q TO1.1, it will print as the following:
CPU identified as i.MX6Q, silicon rev 1.1
Signed-off-by: Jason Liu <r64343@freescale.com>
|
|
add ssi dual-fifo info in sdma structure
Signed-off-by: Gary Zhang <b13634@freescale.com>
|
|
* Bring up the PCIE on i.MX6 SD board
* Add the PCIE PHY access routines
* Wrapper the board related codes by register one
platform driver and data
Signed-off-by: Richard Zhu <r65037@freescale.com>
|
|
Remove the dead definiton which never used by iomux-v3 framework
Signed-off-by: Jason Liu <r64343@freescale.com>
|