summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/freescale/fsl-imx8mm-ddr4-evk.dts
AgeCommit message (Collapse)Author
2019-02-12MLK-20717 arm64: dts: imx8mm: set ddr4 evk with cyw43455 board as defaultAndy Duan
Since the ddr4 evk with qca9377 board is out support, so set the ddr4 evk with cyw43455 board as the default support. Reviewed-by: Richard Zhu <hongxing.zhu@nxp.com> Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
2019-02-12MLK-20140 ARM64: dts: freescale: imx8mm-ddr4-evk: correct LED GPIO pinAnson Huang
On i.MX8MM DDR4 EVK board, the GPIO pin to control LED is NAND_CE3_B, correct it to make LED work properly and avoid below failure message during kernel boot up: [ 3.274994] leds-gpio leds: Error applying setting, reverse things back [ 3.275015] leds-gpio: probe of leds failed with error -22 Signed-off-by: Anson Huang <Anson.Huang@nxp.com> Reviewed-by: Bai Ping <ping.bai@nxp.com> Reviewed-by: Ye Li <ye.li@nxp.com> (cherry picked from commit 4a8f5b890899e6ac29eba3d82369436f27450eaa)
2019-02-12MLK-20142-1 ARM64: dts: use internal pll as pcie ref on 8mm ddr4 boardRichard Zhu
Since the 8mm ddr4 evk board is same to the -revb evk board. Configure the pcie ref clk as the internal pll clock. Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
2019-02-12MLK-20106: arm64: dts: enable NAND CE1 IOMUX for i.MX8MMHan Xu
some NAND chips use two CS such as MT29F64G08AFAAA, which require two enable both CE setting in IOMUX, otherwise the data may write to wrong pages. Signed-off-by: Han Xu <han.xu@nxp.com>
2019-02-12MLK-19905 ARM64: dts: Enable the busfreq support imx8mm ddr4 evkBai Ping
Enable the busfreq support on the i.MX8MM DDR4 evk board. BuildInfo: - ATF 058a759ffe (imx8m: Add DDR4 DVFS support) Signed-off-by: Bai Ping <ping.bai@nxp.com> Reviewed-by: Anson Huang <Anson.Huang@nxp.com>
2019-02-12MLK-19575-3 arm64: dts: Add DTS file for iMX8MM DDR4 EVK boardYe Li
Add new DTS file for iMX8MM DDR4 EVK board, which disables the busfreq, flexspi, eMMC and add NAND support. Signed-off-by: Ye Li <ye.li@nxp.com> Reviewed-by: Bai Ping <ping.bai@nxp.com>