Age | Commit message (Collapse) | Author |
|
Change OCOTP node name from ocotp-ctrl to efuse to be compliant with
yaml schema, it requires the nodename to be one of "eeprom|efuse|nvram".
Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
Reviewed-by: Fugang Duan <fugang.duan@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
(cherry picked from commit 12fa1078efc871604d62e992cb8a038421b82096)
Signed-off-by: Andrey Zhizhikin <andrey.zhizhikin@leica-geosystems.com>
|
|
Due to commit b3a420c9cf3f (MLK-24998-4 drm/bridge: sec-dsim:
use 12MHz for default PHY REF clock), the dsi PHY reference
clock source need to be assigned to osc_24m clock.
Signed-off-by: Fancy Fang <chen.fang@nxp.com>
Reviewed-by: Jacky Bai <ping.bai@nxp.com>
(cherry picked from commit 8e43cd16c8bbfe5b7e3c0fc1e7c3ddf738d8db01)
|
|
In imx8mn.dtsi, "fsl,imx7d-ocotp" should not be added to compatible of
ocotp-ctrl because the ocotp of i.MX8MN is incompatible with i.MX7D, and
it is compatible with i.MX8MM.
And with the upper change, we could also see the real value of soc_uid
by cat /sys/devices/soc0/soc_uid.
Signed-off-by: Alice Guo <alice.guo@nxp.com>
Reviewed-by: Peng Fan <peng.fan@nxp.com>
|
|
Add ddr pmu device node for i.MX8MN EVK.
Signed-off-by: Joakim Zhang <qiangqing.zhang@nxp.com>
|
|
On i.MX8M* the snvs clock is mandatory cf. DT binding doc, add it.
Signed-off-by: Horia Geantă <horia.geanta@nxp.com>
Reviewed-by: Franck Lenormand <franck.lenormand@nxp.com>
|
|
Make same change as i.mx8mp.
Signed-off-by: Robin Gong <yibin.gong@nxp.com>
Reviewed-by: Anson Huang <anson.huang@nxp.com>
|
|
Initial commit adding imx8mn support:
6c3debcbae47 ("arm64: dts: freescale: Add i.MX8MN dtsi support")
added the "clock-names" property for the snvs rtc node,
however it missed adding the clock.
Signed-off-by: Horia Geantă <horia.geanta@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
(cherry picked from commit 42ef961b247f340f365b096e25983b4ee256f3ab)
Signed-off-by: Horia Geantă <horia.geanta@nxp.com>
Reviewed-by: Iuliana Prodan <iuliana.prodan@nxp.com>
|
|
Add the pmu node on i.MX8MN/MP to enable the ARM PMU support.
Signed-off-by: Jacky Bai <ping.bai@nxp.com>
Reviewed-by: Peng Fan <peng.fan@nxp.com>
|
|
Align i.MX 8mn Job ring node naming
with the rest of the i.MX 8 platforms.
Fixes: aad2417502a1 ("arm64: dts: imx8mn: add crypto node")
Signed-off-by: Silvano di Ninno <silvano.dininno@nxp.com>
Reviewed-by: Horia Geantă <horia.geanta@nxp.com>
|
|
Remove CSI1_PHY_REF clock for i.MX8MN MIPI CSI since it's not being used.
Signed-off-by: Guoniu.zhou <guoniu.zhou@nxp.com>
Reviewed-by: Robby Cai <robby.cai@nxp.com>
|
|
the usdhc IP of imx8mn and imx8mm is the same, so let imx8mn share
the compatible with imx8mm. so that it can support HS400ES and CMDQ.
Signed-off-by: Haibo Chen <haibo.chen@nxp.com>
Reviewed-by: Dong Aisheng <aisheng.dong@nxp.com>
|
|
Fix GPU AXI bus error when run WebGL 2.0 CTS,
The original CMA size is 320MB, set with 640MB,
This patch will align 8MN CMA size with L4.14.
Signed-off-by: Xianzhong <xianzhong.li@nxp.com>
Reviewed-by: Dong Aisheng <aisheng.dong@nxp.com>
|
|
move gpu device configuration out of soc subsystem,
gpu parameters exceed soc range and will be skipped:
ranges = <0x0 0x0 0x0 0x3e000000>
Signed-off-by: Xianzhong <xianzhong.li@nxp.com>
Reviewed-by: Dong Aisheng <aisheng.dong@nxp.com>
|
|
On i.MX8MM/i.MX8MN platforms, need to add dram_pll_div clock for
busfreq driver to update dram_core clock when DRAM frequency switches
between low bus mode and high bus mode.
Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
Reviewed-by: Robin Gong <yibin.gong@nxp.com>
|
|
Remove usbotg2 as imx8mn only has one usb port.
Reviewed-by: Peter Chen <peter.chen@nxp.com>
Signed-off-by: Li Jun <jun.li@nxp.com>
|
|
Add the missing power domain for usbotg1.
Reviewed-by: Peter Chen <peter.chen@nxp.com>
Signed-off-by: Li Jun <jun.li@nxp.com>
|
|
Remove unused clock IMX8MN_CLK_USB_CORE_REF.
Reviewed-by: Peter Chen <peter.chen@nxp.com>
Signed-off-by: Li Jun <jun.li@nxp.com>
|
|
Add the cpuidle state node for imx8mn.
Signed-off-by: Jacky Bai <ping.bai@nxp.com>
Reviewed-by: Anson Huang <anson.huang@nxp.com>
|
|
Add the system counter node on imx8mn.
Signed-off-by: Jacky Bai <ping.bai@nxp.com>
Reviewed-by: Anson Huang <anson.huang@nxp.com>
|
|
Signed-off-by: Horia Geantă <horia.geanta@nxp.com>
Acked-by: Leonard Crestez <leonard.crestez@nxp.com>
|
|
Signed-off-by: Horia Geantă <horia.geanta@nxp.com>
Acked-by: Leonard Crestez <leonard.crestez@nxp.com>
|
|
Add busfreq support for imx8mn.
Signed-off-by: Jacky Bai <ping.bai@nxp.com>
Reviewed-by: Anson Huang <Anson.Huang@nxp.com>
|
|
Add flexspi support in iMX8MN DDR4 EVK dts
Signed-off-by: Han Xu <han.xu@nxp.com>
|
|
Add thermal support on i.MX8MN.
Signed-off-by: Jacky Bai <ping.bai@nxp.com>
|
|
sdma1 should work in clock ratio 1:2, thus ahb clock should be correct
to IMX8MN_CLK_AHB, otherwise, 1:1 clock ratio will be used wrong like
sdma2/3. Correct it to IPG@66Mhz/AHB@133Mhz.
Signed-off-by: Robin Gong <yibin.gong@nxp.com>
|
|
add flexspi support in iMX8MN EVK dts
Signed-off-by: Han Xu <han.xu@nxp.com>
|
|
Enable the RPMSG on iMX8MN DDR4 EVK platform, and verify the rpmsg
audio feature.
Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
Signed-off-by: Shengjiu Wang <shengjiu.wang@nxp.com>
Acked-by: Fugang Duan <fugang.duan@nxp.com>
|
|
Add LCDIF, MIPI DSI, display subystem display devices
and the required resets nodes.
Signed-off-by: Fancy Fang <chen.fang@nxp.com>
|
|
Camera subsystem of imx8mn is consist of ISI, MIPI CSI and OV5640
sensor, add device nodes for them.
Signed-off-by: Guoniu.zhou <guoniu.zhou@nxp.com>
|
|
Enable dispmix reset controller function in dts for imx8mn
Signed-off-by: Guoniu.zhou <guoniu.zhou@nxp.com>
|
|
Add node for CAAM - Cryptographic Acceleration and Assurance Module.
Signed-off-by: Horia Geantă <horia.geanta@nxp.com>
|
|
Enable SAI/MICFIL/SPDIF/WM8524/AK5558
Signed-off-by: Shengjiu Wang <shengjiu.wang@nxp.com>
|
|
Add the wakeup irq property as the system wakeup source.
Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
|
|
Add gpu in device tree:
arch/arm64/boot/dts/freescale/imx8mn-ddr4-evk.dts
arch/arm64/boot/dts/freescale/imx8mn.dtsi
Signed-off-by: Minjie Zhuang <minjie.zhuang@nxp.com>
[ Aisheng: fix unnecessary double space issue ]
Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com>
|
|
Add the power domain nodes for i.MX8MN.
Signed-off-by: Jacky Bai <ping.bai@nxp.com>
|
|
SDMA in i.MX8MN should use same configuration as i.MX8MQ
So need to change compatible string to be "fsl,imx8mq-sdma".
Fixes: 6c3debcbae47 ("arm64: dts: freescale: Add i.MX8MN dtsi support")
Signed-off-by: Shengjiu Wang <shengjiu.wang@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
|
|
On i.MX8MN, usdhc's ipg clock is from IMX8MN_CLK_IPG_ROOT,
assign it explicitly instead of using IMX8MN_CLK_DUMMY.
Fixes: 6c3debcbae47 ("arm64: dts: freescale: Add i.MX8MN dtsi support")
Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
|
|
Add A53 OPP table, cpu regulator and speed grading node to
support cpu-freq driver.
Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
|
|
Add "gpio-ranges" property to establish connections between GPIOs
and PINs on i.MX8MN pinctrl driver.
Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
|
|
The i.MX8M Nano Media Applications Processor is a new SoC of the i.MX8M
family, it is a 14nm FinFET product of the growing mScale family targeting
the consumer market. It is built in Samsung 14LPP to achieve both high
performance and low power consumption and relies on a powerful fully
coherent core complex based on a quad core ARM Cortex-A53 cluster,
Cortex-M7 low-power coprocessor and graphics accelerator.
This patch adds the basic dtsi support for i.MX8MN.
Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
|