Age | Commit message (Collapse) | Author |
|
Disable the L1SS feature in default.
Please remove this patch, if L1SS is required, and make sure
that the HW supports L1SS.
Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
Reviewed-by: Jun Li <jun.li@nxp.com>
(cherry picked from commit 2843e1e62c991aab16150a56508d415fd43f3fbc)
(cherry picked from commit 268df946aca1035818afbec42538e6bbb47378bf)
Signed-off-by: Andrey Zhizhikin <andrey.zhizhikin@leica-geosystems.com>
|
|
Set the parent clock for PCIE_AUX clock firstly, then set the rate of
the PCI_AUX clock to 10MHZ.
Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
Reviewed-by: Peter Chen <peter.chen@nxp.com>
(cherry picked from commit c787efe575330e538cc92da0dde49255bdc80c94)
(cherry picked from commit 855ad0c9b3e9ea03f34c70332a2175cd604acf6c)
Signed-off-by: Andrey Zhizhikin <andrey.zhizhikin@leica-geosystems.com>
|
|
In the i.MX8MP PCIe design, the PCIe PHY REF clock comes from external
OSC or internal system PLL. It is configured in the IOMUX_GPR14 register
directly, and can't be contolled by CCM at all.
So, correct it in the DTS node.
Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
Reviewed-by: Jason Liu <jason.hui.liu@nxp.com>
(cherry picked from commit 65b5b8974b14cc4fee501310e97e675eda4f4e1b)
(cherry picked from commit db6a520392f7dfd6219aa12d78748030d4809e92)
Signed-off-by: Andrey Zhizhikin <andrey.zhizhikin@leica-geosystems.com>
|
|
Add phy tuning result for USB certification, mainly for pass
eye pattern test, 6 parameters involved, details please check
its dt binding doc:
Documentation/devicetree/bindings/phy/fsl,imx8mq-usb-phy.txt
Reviewed-by: Peter Chen <peter.chen@nxp.com>
Signed-off-by: Li Jun <jun.li@nxp.com>
(cherry picked from commit 87c832bb437df4a88a6331217ca64f6771ca569f)
|
|
Can see lcdif underrun occasionally in 4k display when run stress case
Increase lcdif FIFO panic level to avoid underrun
Signed-off-by: Jian Li <jian.li@nxp.com>
Reviewed-by: Fancy Fang <chen.fang@nxp.com>
|
|
of pcie nodes
Remove the reserved-region property of pcie nodes for imx8m and imx8
platform since for the new pcie frame, we don't need them any more.
Signed-off-by: Sherry Sun <sherry.sun@nxp.com>
Reviewed-by: Fugang Duan <fugang.duan@nxp.com>
Reviewed-by: Richard Zhu <hongxing.zhu@nxp.com>
|
|
add "regulator-always-on" to enable the power of speaker
Signed-off-by: Shengjiu Wang <shengjiu.wang@nxp.com>
Reviewed-by: Viorel Suman <viorel.suman@nxp.com>
|
|
As usb0 is using typec, so add usb0 phy vbus power supply property
to get vbus status and set the BC charger type.
Reviewed-by: Peter Chen <peter.chen@nxp.com>
Signed-off-by: Li Jun <jun.li@nxp.com>
|
|
Add dts for OV2775 + OV5640 for iMX865-EVK board. OV2775 connect to
CSI port 0 and OV5640 connect to CSI port 1, as bellow:
OV2775 => CSI1
OV5640 => CSI2
Board need to rework to support this feature. More info, please
refer to rework guide provided by NXP
Signed-off-by: Guoniu.zhou <guoniu.zhou@nxp.com>
Reviewed-by: Robby Cai <robby.cai@nxp.com>
|
|
Select bt-sco-pcm-wb codec dai in default to support HFP
nbs and wbs for nxp 88w8997 and 88w8987 chips.
Reviewed-by: Shengjiu Wang <shengjiu.wang@nxp.com>
Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
|
|
Verify the PCIe PLL_SYS reference clock source on EVK board.
The external OSC clock is used as PCIe REF clock source in default.
NOTE: Change the ext_osc of pcie/pcie_phy to '0' when enable SYS_PLL
clock mode.
Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
Reviewed-by: Fugang Duan <fugang.duan@nxp.com>
|
|
Enable nxp 88w8997 bluetooth HSP for imx8mp evk board.
Reviewed-by: Shengjiu Wang <shengjiu.wang@nxp.com>
Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
|
|
Add the PCIe EP mode on iMX8MQ/MM/MP platforms.
And enable the EP mode on EVK boards.
Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
Reviewed-by: Fugang Duan <fugang.duan@nxp.com>
|
|
Update i.MX8MP pinfunc.h according to latest RM Rev C.
Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
Acked-by: Peng Fan <peng.fan@nxp.com>
|
|
Integrate local HDMI display into EVK DTB to support the
DSI + LVDS + HDMI triple display, and previous single
display support for DSI, LVDS or HDMI is also remained.
Put LCDIF3 port to the same display-subsystem node as
LCDIF1 and LCDIF2 to realize this kind of triple display.
Signed-off-by: Fancy Fang <chen.fang@nxp.com>
Reviewed-by: Liu Ying <victor.liu@nxp.com>
|
|
Integrate LVDS bridge with single channel display into EVK DTB
to support DSI + LVDS dual display, and the previous single
display support for DSI or LVDS is also remained. Put LCDIF1
and LCDIF2 ports into one display-subystem node to implement
this kind of dual display.
Signed-off-by: Fancy Fang <chen.fang@nxp.com>
Reviewed-by: Liu Ying <victor.liu@nxp.com>
|
|
fsl,xcvr-mode property not needed anymore.
Signed-off-by: Viorel Suman <viorel.suman@nxp.com>
Reviewed-by: Shengjiu Wang <shengjiu.wang@nxp.com>
|
|
Update the model string of i.MX8MP EVK board to align with upstream kernel.
Signed-off-by: Jacky Bai <ping.bai@nxp.com>
Reviewed-by: Anson Huang <anson.huang@nxp.com>
|
|
Change the reserved RPMSG base address from 0xb8000000 to 0x55000000,
refer to the reserved memory conflictions with DDR ECC.
Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
Reviewed-by: Peng Fan <peng.fan@nxp.com>
|
|
Add CM7 remote proc node, decrease rpmsg dma node to 2MB only for
pcie usage.
Reviewed-by: Richard Zhu <hongxing.zhu@nxp.com>
Signed-off-by: Peng Fan <peng.fan@nxp.com>
|
|
Add the PCIe DMA IRQ name.
Enable the PCIe EP RC validation on iMX8MP EVK boards.
Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
Reviewed-by: Fugang Duan <fugang.duan@nxp.com>
|
|
Add ISI m2m device node in dts for i.MX865 platform
Signed-off-by: Guoniu.zhou <guoniu.zhou@nxp.com>
Reviewed-by: Sandor Yu <Sandor.yu@nxp.com>
|
|
IP module name is AUDIO XCVR, eARC being just one
of the audio interfaces supported by XCVR IP module.
Use IP module name instead of a specific audio interface
in order to avoid confusion.
Signed-off-by: Viorel Suman <viorel.suman@nxp.com>
Reviewed-by: Shengjiu Wang <shengjiu.wang@nxp.com>
|
|
eARC TX mode is not yet supported, so set eARC in RX mode.
Signed-off-by: Viorel Suman <viorel.suman@nxp.com>
|
|
Enable eARC module configured by default in eARC TX/RX mode.
Signed-off-by: Viorel Suman <viorel.suman@nxp.com>
|
|
Move MX8MP_IOMUXC_HDMI_DDC_SCL__HDMIMIX_EARC_SCL,
MX8MP_IOMUXC_HDMI_DDC_SDA__HDMIMIX_EARC_SDA
MX8MP_IOMUXC_HDMI_HPD__HDMIMIX_EARC_DC_HPD
MX8MP_IOMUXC_HDMI_CEC__HDMIMIX_EARC_CEC
into pinctrl_hog since are needed by both hdmi and xcvr modules.
Signed-off-by: Viorel Suman <viorel.suman@nxp.com>
|
|
Remove tcm node as it is not needed anymore.
Signed-off-by: Viorel Suman <viorel.suman@nxp.com>
|
|
Typec port data role is missing.
Reviewed-by: Peter Chen <peter.chen@nxp.com>
Signed-off-by: Li Jun <jun.li@nxp.com>
|
|
This patch adds PWM backlight device tree node support for LVDS panel
on the i.MX8mp EVK platform.
Reviewed-by: Sandor Yu <Sandor.yu@nxp.com>
Signed-off-by: Liu Ying <victor.liu@nxp.com>
|
|
Add the PCIe support on iMX8MP.
Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
Reviewed-by: Fugang Duan <Fugang.duan@nxp.com>
|
|
Add the touch support on MIPI_DSI screen.
Signed-off-by: Haibo Chen <haibo.chen@nxp.com>
Reviewed-by: Fugang Duan <fugang.duan@nxp.com>
|
|
1. Add reserved_mem for DSP and enable DSP.
2. Audio-mix DSP node will instantiate part of the AUDIOMIX who
takes care of DSP configuration.
Signed-off-by: Zhang Peng <peng_zhang_8@nxp.com>
Signed-off-by: Daniel Baluta <daniel.baluta@nxp.com>
|
|
Enable HDMI audio, playback only.
errata ERR050440:
HDMI Audio interface from the Audio subsystem to the HDMI
subsystem has an incorrectly inverted sampling clock, this
results in corrupted audio on HDMI output. (noise)
Signed-off-by: Shengjiu Wang <shengjiu.wang@nxp.com>
Reviewed-by: Viorel Suman <viorel.suman@nxp.com>
|
|
Enable the sound-wm8960 and sound-micfil
1. Add audio device node for each IP in imx8mp
2. Add clocks for audiomix power domains
3. Enable the ASRC.
Signed-off-by: Shengjiu Wang <shengjiu.wang@nxp.com>
|
|
new dts file for imx8mp hdmi.
Add all hdmimix submodules.
Signed-off-by: Sandor Yu <Sandor.yu@nxp.com>
Reviewed-by: Robby Cai <robby.cai@nxp.com>
|
|
Add ISI, MIPI CSI and OV5640 device node for i.MX8MP platform. i.MX8MP evk
board support dual mipi csi interfaces. Because the two csi interface share
the same RST, PWDN and MCLK pin, which will cause some problem when user
change camera work sequence, so disable the second one until fix the issue
on board.
Signed-off-by: Guoniu.zhou <guoniu.zhou@nxp.com>
Reviewed-by: Robby Cai <robby.cai@nxp.com>
|
|
Add a new dtb 'imx8mp-evk-rm67191.dtb' to support rm67191
mipi panel display on i.MX8MP EVK board.
Signed-off-by: Fancy Fang <chen.fang@nxp.com>
|
|
Enable LCDIFv3 -> SEC DSIM -> ADV7535 display pipeline
on i.MX8MP EVK board by default.
Signed-off-by: Fancy Fang <chen.fang@nxp.com>
|
|
usb0 with typec is enabled as dual role port, and usb1 with type-A
socket is enabled as host only port. Make IMX8MP_CLK_HSIO_ROOT as
init-on-array because currently usb power domain is not ready, this
clock should be controlled by hsiomix power domain.
Reviewed-by: Peter Chen <peter.chen@nxp.com>
Signed-off-by: Li Jun <jun.li@nxp.com>
|
|
Add GPU 3D/2D/VIP support for 8mp evk board.
Enlarge cma to 960M. Also enlarge GPU reserve memory to 256M.
Signed-off-by: Ella Feng <ella.feng@nxp.com>
|
|
Enable g1/g2/vc8000e for m865 evk board
Signed-off-by: Zhou Peng <eagle.zhou@nxp.com>
|
|
Add pwm1/2/4 nodes support.
Enable pwm1 on pin GPIO1_IO01 for DSI_BL_PWM
pwm2 on pin GPIO1_IO11 for LVDS_BL_PWM
pwm4 on pin SAI5_RXFS for J21-32
Acked-by: Fugang Duan <fugang.duan@nxp.com>
Signed-off-by: Clark Wang <xiaoning.wang@nxp.com>
|
|
Add ecspi2 node to support ECSPI on i.MX8mp.
Acked-by: Fugang Duan <fugang.duan@nxp.com>
Signed-off-by: Clark Wang <xiaoning.wang@nxp.com>
|
|
Add pinctrl for CAN on i.MX8MP EVK board.
Reviewed-by: Fugang Duan <fugang.duan@nxp.com>
Signed-off-by: Joakim Zhang <qiangqing.zhang@nxp.com>
|
|
Enable flexspi nor flash.
Reviewed-by: Richard Zhu <hongxing.zhu@nxp.com>
Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
|
|
Enable i2c2,i2c3 bus and i2c expander gpio pca6416.
Reviewed-by: Richard Zhu <hongxing.zhu@nxp.com>
Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
|
|
Add eqos tsn IP support for imx8mp evk board.
Reviewed-by: Richard Zhu <hongxing.zhu@nxp.com>
Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
|
|
Add watchdog support for i.MX8MP EVK board.
Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
Reviewed-by: Robin Gong <yibin.gong@nxp.com>
|
|
Improve DT files by below:
1. Fix some nodes reg address format issue;
2. Sort nodes using either address or alphabet sequence;
3. Remove unnecessary code.
Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
Reviewed-by: Ye Li <ye.li@nxp.com>
|
|
Add i.MX8MP SoC & board basic DT support.
Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
Signed-off-by: Fancy Fang <chen.fang@nxp.com>
Signed-off-by: Han Xu <han.xu@nxp.com>
Signed-off-by: Abel Vesa <abel.vesa@nxp.com>
Signed-off-by: Jacky Bai <ping.bai@nxp.com>
Signed-off-by: Joakim Zhang <qiangqing.zhang@nxp.com>
Signed-off-by: Clark Wang <xiaoning.wang@nxp.com>
Signed-off-by: Peng Fan <peng.fan@nxp.com>
Signed-off-by: Haibo Chen <haibo.chen@nxp.com>
Signed-off-by: Shengjiu Wang <shengjiu.wang@nxp.com>
Signed-off-by: Ella Feng<ella.feng@nxp.com>
Signed-off-by: Zhou Peng <eagle.zhou@nxp.com>
Signed-off-by: Viorel Suman <viorel.suman@nxp.com>
Reviewed-by: Peng Fan <peng.fan@nxp.com>
|