summaryrefslogtreecommitdiff
path: root/arch/arm64/include/asm/cacheflush.h
AgeCommit message (Expand)Author
2017-11-28arm64: mm: cleanup stale AIVIVT referencesMark Rutland
2017-08-09arm64: Implement pmem API supportRobin Murphy
2017-08-09arm64: Convert __inval_cache_range() to area-basedRobin Murphy
2017-08-09arm64: mm: Fix set_memory_valid() declarationRobin Murphy
2017-05-08treewide: decouple cacheflush.h and set_memory.hLaura Abbott
2017-05-08treewide: move set_memory_* functions away from cacheflush.hLaura Abbott
2017-04-05arm64: mm: add set_memory_valid()AKASHI Takahiro
2016-11-23arm64: Remove I-cache invalidation from flush_cache_range()Catalin Marinas
2016-11-07arm64: Add uprobe supportPratyush Anand
2016-08-22arm64: mm: convert __dma_* routines to use start, sizeKwangwoo Lee
2016-03-24Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds
2016-03-21arm64: drop unused __local_flush_icache_all()Kefeng Wang
2016-02-22asm-generic: Consolidate mark_rodata_ro()Kees Cook
2015-12-17arm64: Use PoU cache instr for I/D coherencyAshok Kumar
2015-10-07arm64: flush: use local TLB and I-cache invalidationWill Deacon
2015-05-19arm64: kill flush_cache_all()Mark Rutland
2015-01-22arm64: add better page protections to arm64Laura Abbott
2014-12-01arm64: compat: align cacheflush syscall with arch/armVladimir Murzin
2014-09-08arm64: Add CONFIG_DEBUG_SET_MODULE_RONX supportLaura Abbott
2014-07-24arm64: Fix barriers used for page table modificationsCatalin Marinas
2014-05-09arm64: barriers: make use of barrier options with explicit barriersWill Deacon
2014-02-27arm64: Implement coherent DMA API based on swiotlbCatalin Marinas
2014-02-05arm64: add DSB after icache flush in __flush_icache_all()Vinayak Kale
2013-06-07arm64: Remove __flush_dcache_page()Catalin Marinas
2012-11-23arm64: Convert empty flush_cache_{mm,page} functions to static inlineCatalin Marinas
2012-09-17arm64: Cache maintenance routinesCatalin Marinas
generated by cgit v1.2.3 (git 2.0.4) at 2025-02-01 21:49:54 +0000