Age | Commit message (Collapse) | Author |
|
- enable VDDIO as 1v8
- disable the PHY EEE mode
Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
|
|
Enable bluetooth uart port.
Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
|
|
Since EEE mode impacts IEEE1588 performance, so disable
the PHY eee mode in default.
Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
|
|
Add modem reset for bluetooth.
Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
|
|
Add another ddr perf monitor device node.
Signed-off-by: Joakim Zhang <qiangqing.zhang@nxp.com>
|
|
Enable imx8qm pciea and sata
Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
|
|
Currently, all DPUs in i.MX8qm/qxp have the same clocks - pll0/1,
bypass0 and disp0/1. So add the common clocks in imx8-ss-dc0/1.dtsi.
Signed-off-by: Liu Ying <victor.liu@nxp.com>
|
|
imx8-ss-dc1.dtsi has specified the status property for dpu2,
so remove the superfluous one.
Signed-off-by: Liu Ying <victor.liu@nxp.com>
|
|
Power domains for dpu are specified in imx8-ss-dc0/1.dtsi,
so remove the superfluous power domains in imx8qm-ss-dc.dtsi.
Signed-off-by: Liu Ying <victor.liu@nxp.com>
|
|
Add the power domain nodes for i.MX8MM.
Signed-off-by: Jacky Bai <ping.bai@nxp.com>
|
|
Add interrupt and related pinctrl properties for ADV7535,
the interrupt can be used for hotplug, edid ready and etc
in the adv bridge driver.
Signed-off-by: Fancy Fang <chen.fang@nxp.com>
|
|
Create a new dts 'fsl-imx8mm-evk-rm67191.dts' to support panel
'RM67191' display which is attached to DSIM controller directly.
So the corresponding panel device node is defined as the child
of 'mipi_dsi' node under the DRM DSI framework. Since the
'adv_bridge' and 'RM67191' should be enabled exclusively, so
disable 'adv_bridge' when enable 'RM67191'.
Signed-off-by: Fancy Fang <chen.fang@nxp.com>
|
|
Enable the whole display pipeline 'LCDIF --> MIPI DSI --> ADV7535'
on IMX8MM EVK board.
Signed-off-by: Fancy Fang <chen.fang@nxp.com>
|
|
Add device nodes for display devices, LCDIF, MIPI DSI,
Dispmix GPR controller and display subsystem.
Signed-off-by: Fancy Fang <chen.fang@nxp.com>
|
|
Add thermal zone and tmu node to support i.MX8MM thermal
driver, ONLY cpu thermal zone is supported, and cpu cooling
is also added.
Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
|
|
This patch enables dual IT6263 LVDS to HDMI display.
Signed-off-by: Liu Ying <victor.liu@nxp.com>
|
|
This patch adds LVDS0/1 subsystems support for i.MX8qm.
Signed-off-by: Liu Ying <victor.liu@nxp.com>
|
|
This patch enables dpu1/2 for i.MX8qm MEK platform.
Signed-off-by: Liu Ying <victor.liu@nxp.com>
|
|
This patch adds DC0/1 subsystem support for i.MX8qm.
Signed-off-by: Liu Ying <victor.liu@nxp.com>
|
|
This patch adds DC1 subsystem support.
Signed-off-by: Liu Ying <victor.liu@nxp.com>
|
|
i.MX8qxp LVDS display feature is supported by MIPI DSI/LVDS combo subsystem.
i.MX8qm LVDS display feature is supported by standalone LVDS subsystem.
There is not a lot of common hardwares for the two kinds of subsytems,
so rename imx8-ss-lvds.dtsi to imx8qxp-ss-lvds.dtsi.
Signed-off-by: Liu Ying <victor.liu@nxp.com>
|
|
This patch improves DC0 subsystem device tree to clearly reflect it is
the first DC subsystem instance embedded in a SoC. So, some renaming
happens in imx8-ss-dc.dtsi, and finally imx8-ss-dc.dtsi is renamed to be
imx8-ss-dc0.dtsi.
Also, extract the i.MX8qxp specific compatible string, display clocks,
display ports and display-subsystem from imx8-ss-dc0.dtsi and put them
in SoC specific imx8qxp-ss-dc.dtsi.
Signed-off-by: Liu Ying <victor.liu@nxp.com>
|
|
Change dpu_disp0/1_lvds0/1_ch0/1 to dpu_disp0/1_ldb1/2_ch0/1.
Signed-off-by: Liu Ying <victor.liu@nxp.com>
|
|
Add the cpu-sleep idle state with all the necessary parameters and also add
the cpu-idle-states to the cpu nodes.
The 'broken-wake-request-signals' property is used to let the irq-imx-gpcv2
driver know that the wake request signals from GIC are not linked to the
GPC at all and, therefore, the driver should make use of the dedicated
workaround to explicitly wake up the target core on every IPI.
Signed-off-by: Abel Vesa <abel.vesa@nxp.com>
|
|
Change to set the correct pad for usdhc2 cd pin and wp pin.
Signed-off-by: Haibo Chen <haibo.chen@nxp.com>
|
|
edma devices are slight different with i.mx8qxp, such as different
edma2 called on i.mx8qm while edma0 called on i.mx8qxp for the same
edma address map. Besides, dma channel used by audio/uart may be
different with i.mx8qxp too.
Signed-off-by: Robin Gong <yibin.gong@nxp.com>
|
|
Add scu watchdog support for i.MX8QM.
Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
|
|
General MU IRQ is added but with no name specified in mbox-names
node, add it.
Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
|
|
Pass wakeup source's hardware irq number for CAN.
Signed-off-by: Joakim Zhang <qiangqing.zhang@nxp.com>
|
|
Pass wakeup source's hardware irq number for CAN.
Signed-off-by: Joakim Zhang <qiangqing.zhang@nxp.com>
|
|
Add CAN alias on i.MX8QXP.
Signed-off-by: Joakim Zhang <qiangqing.zhang@nxp.com>
|
|
Add CAN alias on i.MX8QM.
Signed-off-by: Joakim Zhang <qiangqing.zhang@nxp.com>
|
|
Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com>
|
|
Enable LPSPI2 function on imx8qm-mek board. LPSPI2 pinout are on the
base board.
Signed-off-by: Clark Wang <xiaoning.wang@nxp.com>
|
|
Add a "wakeup-irq" property in scu pd's node to pass wakeup
source's hardware irq number for irqsteer wakeup support in
kernel.
Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
|
|
Add a "wakeup-irq" property in scu pd's node to pass wakeup
source's hardware irq number for irqsteer wakeup support in
kernel.
Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
|
|
convert enet&uart clock to new binding
Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com>
|
|
Add tja1100 net card support on imx8qm MEK base board
enet2 connector.
Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
[ Aisheng: fix small conflicts during upgrade ]
Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com>
|
|
Add enet2 port enable for imx8qm MEK board.
Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
|
|
Enable dma subsystem i2c0 and i2c1.
Enable max7322 i2c slave device.
Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
|
|
Add CAN node for imx8qm in devicetree.
Signed-off-by: Joakim Zhang <qiangqing.zhang@nxp.com>
|
|
Add lpi2c and intmux for CM41 subsystem.
Signed-off-by: Joakim Zhang <qiangqing.zhang@nxp.com>
|
|
From HW point of view, CAN1/2 do not depend on CAN0 PD, it just uses
CAN0 clock which could be handled by clock driver itself. Now clock
runtime pm has support it, so drop multi-pd for CAN1/2.
Signed-off-by: Joakim Zhang <qiangqing.zhang@nxp.com>
|
|
Add modem reset node for BT uart port.
Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
|
|
Add lpuart1/2/3 ports for MEK board.
Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
|
|
Add i.MX8QM serial alias for lpuart ports.
Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
|
|
Can't access this LPCG on QM, not sure if it's doc incorrectness issue.
Anyway it seems the driver actually is not using it currently, so it's
safe to disable.
Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com>
|
|
imx8qm lpuart is the same as imx8qxp, and driver's compatible
string in of_device_id is "fsl,imx8qxp-lpuart", so change imx8qm
lpuart compatible string to "fsl,imx8qxp-lpuart".
Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
|
|
move pciea into qm hsio ss
Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com>
|
|
Due to SCU SAI4&5 clock is still not registered.
Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com>
|