Age | Commit message (Collapse) | Author |
|
DSI one shot support requires register access in the tegra framebuffer to
poke the frame trigger bit (with both the trigger bit and the tearing effect
signal are high, a frame of pixels will be sent to the panel). The boot args
must also be expanded to have a "use tearing effect" flag.
Change-Id: Id0c3960cac5b59dd23fd6547f1b7dae4d422ac32
Reviewed-on: http://git-master/r/1460
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Arthur Spence <aspence@nvidia.com>
|
|
Adding the support for the SPI4 as the apb dma requestor.
Tested on whistler with spi unit testcase, on harmony with playback.
Change-Id: Ib16dcb8f9eaec47d7b27026e2c2e576373df7e6a
Reviewed-on: http://git-master/r/1374
Tested-by: Suresh Mangipudi <smangipudi@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Change-Id: I453606faa4edb4668a351dea8303ba83910923d1
Reviewed-on: http://git-master/r/1465
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Gary King <gking@nvidia.com>
|
|
Change-Id: Ic018767fff54472f97ab74ab71988ab3cdf5b981
Reviewed-on: http://git-master/r/1426
Reviewed-by: Venkata (Muni) Anda <vanda@nvidia.com>
Tested-by: Venkata (Muni) Anda <vanda@nvidia.com>
Reviewed-by: Daehyoung Ko <dko@nvidia.com>
Tested-by: Daehyoung Ko <dko@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Rainbow 570 modem requires power on pulse more than a second. This change
increases the power on plus time and correct the DAP connection table for
Rainbow 570. The Rainbow1 modem also works after the pulse time change.
Bug 640843
Change-Id: I194c9d84a9a10bbb3bc3e14eea53f18a9a54ed6a
Reviewed-on: http://git-master/r/1431
Tested-by: Szming Lin <stlin@nvidia.com>
Reviewed-by: Udaykumar Rameshchan Raval <uraval@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Bug 679959
Change-Id: I71324cc89b4e3031ecc94ee5c05ba6193bab6533
Reviewed-on: http://git-master/r/1463
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Tested-by: Narendra Damahe <ndamahe@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Enable Clock Over On bit for all three controllers during phy resume and disable
during the suspend. Added timeout for the phy clock wait loops.
Bug 679959
Tested on Ap20/Harmony.
Change-Id: I3219946e6351c8ddf5e036dfc3a3f2b3693e99a6
Reviewed-on: http://git-master/r/1455
Reviewed-by: Seshendra Gadagottu <sgadagottu@nvidia.com>
Tested-by: Seshendra Gadagottu <sgadagottu@nvidia.com>
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Tested-by: Narendra Damahe <ndamahe@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Sometimes during the cache shutdown process,
USB interrupts causing cache maintainance ops are leading to
system crash. To avoid this, we disable interrupts before
cache shutdown and enable them afterwards.
Bug 673802 - Warm boot stress test failed on Harmony
Tested on: Harmony
Change-Id: Ieb9d9e92bbdd441b875844d8fa659b0795a09455
Reviewed-on: http://git-master/r/1438
Tested-by: Jitendra Aditya Lanka <jlanka@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Made sure that jiffies update duty is not stuck with off-line CPU: if this
situation is detected, re-assign the tick ownership respectively (should
fix bug 683277).
Replaced spin-locks in timer access code with local interrupt control:
local timers are "local", and do not need interprocessor protection.
Change-Id: Ib0d690d8558724f7da384aba8b5cdf3d5ea8fdbb
Reviewed-on: http://git-master/r/1415
Tested-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Bug 687750
Fixed version mismatch error between prebuilt kernel modules
and locally built zImage files.
Change-Id: Ia7d2f08270eab00d94359e085e807d15cb43b86a
Reviewed-on: http://git-master/r/1446
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
Tested-by: Krishna Reddy <vdumpa@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
UTMIP pads were turned off before the UTMI phy is set in to the suspend mode.
This is corrected by turning off the UTMIP power control pads after phy is
suspended.
Added workaround for ULPI to bring out of suspend by setting USB2_CLK_OVR_ON
bit in CLK_RST_CONTROLLER register.
Bug 679959
Tested on Ap20/Harmony with Lp0 suspend/resume tests.
Change-Id: I6519568f20c4cd859c198d82c2a3007305a61317
Reviewed-on: http://git-master/r/1413
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
Tested-by: Bitan Biswas <bbiswas@nvidia.com>
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Tested-by: Narendra Damahe <ndamahe@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Change-Id: I3866ba5a1f13b50051b2c3a4424d80ccd39ce1ca
Reviewed-on: http://git-master/r/1440
Reviewed-by: Janne Hellsten <jhellsten@nvidia.com>
Tested-by: Janne Hellsten <jhellsten@nvidia.com>
|
|
Occasionally, ungating the TD partition when exiting
LP0 causes the entire system to crash. This WAR
avoids this issue by keeping the TD partition always on.
Change-Id: I20e09b3014feb011f922e654e2fb6d28a956d693
Reviewed-on: http://git-master/r/1435
Reviewed-by: Trivikram Kasivajhula <tkasivajhula@nvidia.com>
Tested-by: Trivikram Kasivajhula <tkasivajhula@nvidia.com>
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
This is a patch from
http://marc.info/?l=linux-arm-kernel&m=124946219616111&w=2 that
enables ftrace on ARM linux-2.6.29 by supporting newer gcc 4.4 calling
conventions.
See discussion in http://nvbugs/674756.
Change-Id: I46c84ef6d9c025f5c56db5cd3934283e1a7a07d2
Reviewed-on: http://git-master/r/1147
Reviewed-by: Gary King <gking@nvidia.com>
Reviewed-by: Simo Melenius <smelenius@nvidia.com>
Tested-by: Simo Melenius <smelenius@nvidia.com>
|
|
the assignment to hDdkUsbPhy->IsHostMode was intentional; rewrite the
code to make this clearer
Change-Id: Ifc881397c240049b7c0a4300ae3267be397bfda5
Reviewed-on: http://git-master/r/1420
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Gary King <gking@nvidia.com>
|
|
Normally, when the system goes into suspend, all the storage cards are
removed and later re-enumerated upon resume. During re-enumeration the
device name and number are not guaranteed to be the same as they were
during bootup. This can cause data corruption on cards.
When the MMC_UNSAFE_RESUME config is enabled, it will prevent kernel
from unmounting the mmc cards before suspend. Upon resume the cards
will still be using the same device id as they were before suspend.
This change seems to fix a lot of mmc related issues that occur
during LP0 transitions.
partial fix for Bug 679959
Change-Id: Ib90f95ebbc81c5b6e9e83e740ece31f914a262eb
Reviewed-on: http://git-master/r/1412
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Tested-by: Narendra Damahe <ndamahe@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Change-Id: Id3d6b1575329b3ad1a763488a442449774f9d4e1
Reviewed-on: http://git-master/r/1414
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Tested-by: Narendra Damahe <ndamahe@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
A fuse module is added to support programming and reading back
fuse values.
This module is built as part of kernel.
Bug 657504
Tested on: Whistler
Change-Id: I5663679c8d41834aa4077e9940a0595f6575af64
Reviewed-on: http://git-master/r/1259
Reviewed-by: Andy Carman <acarman@nvidia.com>
Tested-by: Andy Carman <acarman@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Put the AVP suspend operation in the kernel. It appears
that someone in userspace is still active after nvrm_graphics
has suspended.
Change-Id: Ie3b67478d502c8af5fd25a141d362409f737ffc3
Reviewed-on: http://git-master/r/1404
Reviewed-by: Trivikram Kasivajhula <tkasivajhula@nvidia.com>
Tested-by: Trivikram Kasivajhula <tkasivajhula@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Bug 679959
Change-Id: I60f183280f650bf5238bfdb944d5dd112832ad4d
Reviewed-on: http://git-master/r/1403
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Tested-by: Narendra Damahe <ndamahe@nvidia.com>
Reviewed-by: Trivikram Kasivajhula <tkasivajhula@nvidia.com>
Tested-by: Trivikram Kasivajhula <tkasivajhula@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Enable GART virtualization in android
Bug 678065
texture_alloc test is run to verify this.
Change-Id: Ic2c3b32b9c6c1a090f2c7884d24123ce38558e68
Reviewed-on: http://git-master/r/1376
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Gary King <gking@nvidia.com>
|
|
It is require to set the debaunce time in terms of clock tick
granularity. 1 clock tick is 1/32 ms. The granulairty of 1ms is
too much to tune the key scanning performance.
Bug 684129
Change-Id: Ida7ca5c07ca1d6aa8f8aee57b243aea32baca38a
Reviewed-on: http://git-master/r/1383
Reviewed-by: Hu He <hhe@nvidia.com>
Tested-by: Hu He <hhe@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Ask the Ec to disable key scanning before closing the interface.
tested on harmony
Change-Id: Iad099994088506d28092c77d48a893dfccadec4e
Reviewed-on: http://git-master/r/1380
Tested-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Bug 682070
warnings like:
- defined but not used
- unused variable
- format type
- control reaches to the end of non-void function
Image builds and boots properly after these changes.
Change-Id: I91578a9684b42fcf9652cf76e492f1020194e6e6
Reviewed-on: http://git-master/r/1339
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
Tested-by: Sachin Nikam <snikam@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
As per ARM recommendation, perform a DSB immediatly before a WFI.
Change-Id: Id024356efa7e2f316f7b7c96ebb3936a12d70b3a
Reviewed-on: http://git-master/r/1318
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Gary King <gking@nvidia.com>
|
|
Change-Id: Ia2153071522be2badfb192057c6facad227f6dd4
Reviewed-on: http://git-master/r/1148
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
- Added GPIO pins to the wake up table so that in-coming calls wake up the system when EMP and IFX Modems are present.
- Added audio configuration for IFX modem.
- Bug 679896
- Removed tabs and adjusted indentation
Change-Id: I93db8c9f5a531b682365cfb916163b101132deee
Reviewed-on: http://git-master/r/1362
Reviewed-by: Sheshagiri Shenoy <sshenoy@nvidia.com>
Tested-by: Sheshagiri Shenoy <sshenoy@nvidia.com>
Reviewed-by: Udaykumar Rameshchan Raval <uraval@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Removed the rx and tx separate lock and used only one lock to control the
interrupt enable bit in independent rx and tx path. The interrupt control
register is shared between the rx and tx workqueue.
Tested on harmony with BT, playing songs for 30 minutes without any packet
loss.
Change-Id: I690f28559c0ae0c3dc98ab930298e964a7ea07dc
Reviewed-on: http://git-master/r/1316
Reviewed-by: Rahul Bansal <rbansal@nvidia.com>
Tested-by: Rahul Bansal <rbansal@nvidia.com>
Tested-by: Anjali Kotnala <akotnala@nvidia.com>
Reviewed-by: Udaykumar Rameshchan Raval <uraval@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Bug 656729
Power optimization - Optimize aac, mp3 and wma ulp use cases for restricitng AVP
activity within LC at 24 Mhz
Tested on E1108 board with audioplayback (AAC,MP3, WMA)
Power numbers are reduced by 2.3 mW and without effecting LP2 duty cycle (LP2@ 97%).
Change-Id: Ibb89e611994d4f9da752c2bfa15e50f9c08280a0
Reviewed-on: http://git-master/r/1351
Reviewed-by: Sumit Bhattacharya <sumitb@nvidia.com>
Tested-by: Sumit Bhattacharya <sumitb@nvidia.com>
Tested-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Estimated LP2 sleep time based on the duration of current idle sleep
length as specified by the scheduler, instead of using time to the
next interrupt (the latter does not take into account user mode sleep
delays).
Change-Id: I66bde7035fb71dbcb93c50d92e28a276a1cd9466
Reviewed-on: http://git-master/r/1313
Tested-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
The name of config variable MACH_TEGRA_GENERIC_DEBUG is not correct.
It should be CONFIG_MACH_TEGRA_GENERIC_DEBUG. MACH_TEGRA_GENERIC_DEBUG is the
name set in kconfig.
Change-Id: I29435b4105fc34e9ed2d352e908f2c3f1efb800a
Reviewed-on: http://git-master/r/1342
Reviewed-by: Mayuresh Kulkarni <mkulkarni@nvidia.com>
Tested-by: Mayuresh Kulkarni <mkulkarni@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
The vddio rail information is part of the pingroup table and
there is gpio nr-pingroup table. Using these tables to get the
vddio power rail information for the given gpio nr.
Tested on whistler e1109+nand.
Change-Id: I9c91f8016b91fec8ccd5f0577ba95ac6cf65a267
Reviewed-on: http://git-master/r/1281
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Pavan Kunapuli <pkunapuli@nvidia.com>
Tested-by: Pavan Kunapuli <pkunapuli@nvidia.com>
|
|
When we are programming two DTDs very close to each other,
the second DTD is being prefetched before it is actually written
to DDR. To prevent this, we disable prefetcher before programming
any new DTD and re-enable it before priming endpoint.
Bug 597487
Change-Id: Iaf15a2bfb10cfc24d34bcb4b3093c1c6c48d5d22
Reviewed-on: http://git-master/r/1149
Reviewed-by: Gary King <gking@nvidia.com>
Reviewed-by: Pavan Kunapuli <pkunapuli@nvidia.com>
Tested-by: Pavan Kunapuli <pkunapuli@nvidia.com>
|
|
Also use l2 cache code only if it is enabled via config. This is useful
when running with l2 cache disabled.
Tested on Harmony + Android for LP0 with l2 cache enabled.
Change-Id: I3c6c77e968497a34a92405080eb5d2b1834ed4ab
Reviewed-on: http://git-master/r/1283
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Gary King <gking@nvidia.com>
|
|
Correct SetVoltage supply programming for SM0 (CORE) and SM1 (CPU).
Bug 681346.
This is a port of Ken's perforce CL6022246 to git.
Change-Id: I87b9d9e938fcfd75b4423576b4d18cb950dd7288
Reviewed-on: http://git-master/r/1312
Reviewed-by: Kenneth A Radtke <kradtke@nvidia.com>
Tested-by: Sharad Ranjan <shranjan@nvidia.com>
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Updated display clock limit calculation so that characterization results
common for both heads are separated from head-specific mode limitations.
Change-Id: I03705dc321d8a8b43298d9815878ce98a9d4e4e3
Reviewed-on: http://git-master/r/1286
Reviewed-by: Venkata Nageswara Penumarty <vpenumarty@nvidia.com>
Tested-by: Venkata Nageswara Penumarty <vpenumarty@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Apply proper barriers to suspend/resume operations.
The dmb() in suspend is required to prevent a race
between the next ENTRY_ADDR write and the previous
ENTRY_DATA read. The dsb+outer_sync() in resume()
is needed to ensure that the writes and reads occur
as expected.
Change-Id: I2e66ecce6ceb4f4647bde82cb706b739affeb858
Reviewed-on: http://git-master/r/1291
Reviewed-by: Gary King <gking@nvidia.com>
Reviewed-by: Mayuresh Kulkarni <mkulkarni@nvidia.com>
Tested-by: Mayuresh Kulkarni <mkulkarni@nvidia.com>
|
|
Use the ARM-provided method for saving the Cortex-A9 local timers
rather than saving them via other means.
Change-Id: I28c2760ed2fd2ea3367a89e759a01c62e3ea1304
Reviewed-on: http://git-master/r/1302
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Tested-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
Reviewed-by: Trivikram Kasivajhula <tkasivajhula@nvidia.com>
Tested-by: Trivikram Kasivajhula <tkasivajhula@nvidia.com>
|
|
Added CPU rail power up sequencer delay on Whistler to make sure that
core rail is powered On 1st on LP0 exit.
Change-Id: I1156186048b80584f6409f3dfbbdb76fa8b80345
Reviewed-on: http://git-master/r/1304
Tested-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Following changes are done:
- Created the new workqueue for the kbc scan process. On default workqueue,
the msleep() was not causing the schedule() to booting process.
- If there is no entry in fifo then wait for the next scan to complete before
re-reading the number of entries in the fifo. if there is no entry then rep
key released.
- Fixed timing calculation and size of the event entry array.
- Fixed the debaunce count calculation from debaunce time from odm.
Tested on whistler, with normal boot as well as with continous key pressed d
the entire boot time.
Change-Id: I53b321ae6f5e1f425b51edcd63f7de4ae404e505
Reviewed-on: http://git-master/r/1238
Reviewed-by: Hu He <hhe@nvidia.com>
Tested-by: Hu He <hhe@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
- Moved power header and partitioned in to SOC-specific and
SOC-independent parts.
- Eliminated assembly literals in favor of MOV32.
- Fixed low-power state enumerators.
- Cleaned up assembly statement whitespaces.
Change-Id: Ie157f8840eb238f9bf5602c74a974e00408b8ddc
Reviewed-on: http://git-master/r/1275
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Tested-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Changed the SD wakeup polarity to AnyEdge from low
Bug 676009 : [Harmony/LP0] Harmony exits LP0 immediately and hangs
(if SD Card is mounted)
Tested on : harmony. LP0 entry works with SD inserted after
above changes.
Change-Id: I337cd304610bb284e0f6bc16ec93e7135de19e09
Reviewed-on: http://git-master/r/1202
Reviewed-by: Deepesh Subhash Gujarathi (Engrg-Mobile) <dgujarathi@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Gary King <gking@nvidia.com>
|
|
Literals can be problematic in certain types of code.
Avoid them by taking advantage of ARMv7 architecture features.
Change-Id: I0784a94e82b1bfcdefe857e65a22de68f2acf976
Reviewed-on: http://git-master/r/1255
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Tested-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Trivikram Kasivajhula <tkasivajhula@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Implementing the native pinmux driver. Changing the nvrm pinmux
to use the native pinmux driver.
Remove the support for ap15 and ap16 pinmux.
Remove the unused api for ap20.
Tested on whistler, harmony.
Change-Id: Ibb2f9eb363f495674f9f72dd89a09a659374eeb8
Reviewed-on: http://git-master/r/1128
Tested-by: Dara Ramesh <dramesh@nvidia.com>
Reviewed-by: John Davis <jodavis@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Added support for re-worked E1108 board - (Fab 01, rev D).
Change-Id: Ic109e57fbe0c868ad8e438db47b6b56df4dd5a42
Reviewed-on: http://git-master/r/1272
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
Tested-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Enabled USB-VBUS detection through pmu on whistler for turning off USB
power rail to reduce the USB power when there is no cable connection.
Bug 667912: AVDD_USB_Power is consuming 3.82mW of power in OSIdle and ULP
audio playback case.
Tested on Android/whistler and USB power goes to 0mW.
Change-Id: Ia4bdc327b6d1b86921c296cadc48c3a4a2c35e73
Reviewed-on: http://git-master/r/1245
Tested-by: Dara Ramesh <dramesh@nvidia.com>
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Tested-by: Narendra Damahe <ndamahe@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Added functionality to detect the VBUS and turn on/off the USB power rail.
Bug 667912: AVDD_USB_Power is consuming 3.82mW of power in OSIdle and ULP
audio playback case.
Change-Id: Ia64e5a04eff16c1ebec2afe1c7bc1e8f72f9da30
Reviewed-on: http://git-master/r/1224
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
Tested-by: Dara Ramesh <dramesh@nvidia.com>
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Tested-by: Narendra Damahe <ndamahe@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Removed helper thread and replaced it with Worker Queues in udc and ehci
drivers to handle usbphy power up/down sequence. Made changes to turn off
usb power rail based on vbus detection mechanism is selected as PMU.
Fixed usb host LP0 exit sequence.
Bug 667912: AVDD_USB_Power is consuming 3.82mW of power in OSIdle and ULP
audio playback case.
Change-Id: I3a77d0ecb4f0b81dafe705100451c42641f0bfb9
Reviewed-on: http://git-master/r/1221
Tested-by: Hanumanth Venkateswa Moganty <vmoganty@nvidia.com>
Tested-by: Dara Ramesh <dramesh@nvidia.com>
Reviewed-by: Seshendra Gadagottu <sgadagottu@nvidia.com>
Tested-by: Seshendra Gadagottu <sgadagottu@nvidia.com>
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Tested-by: Narendra Damahe <ndamahe@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Checking ODM Bosch accelerometer driver for BMA150 part.
This is not a complete driver. The interrupts from BMA150
are not reliably received. The polling mode works fine.
This driver need to be updated for changing config settings
through sysfs interface.
Change-Id: I1492c5661509ba23c3967ed3ea1908bfb4336948
Reviewed-on: http://git-master/r/1180
Reviewed-by: Gary King <gking@nvidia.com>
Reviewed-by: Hoang Pham <hopham@nvidia.com>
Tested-by: Hoang Pham <hopham@nvidia.com>
|
|
Correcting the spelling error in enum definition TEGRA_DMA_REQ_ERROR_ABOTRED
to TEGRA_DMA_REQ_ERROR_ABORTED.
Tested on harmony.
Change-Id: Ie28aea9f87c1a0a2d3f27ce6132fb3eb48eb59e6
Reviewed-on: http://git-master/r/1225
Reviewed-by: Ramachandrudu Kandhala <rkandhala@nvidia.com>
Reviewed-by: Venkata (Muni) Anda <vanda@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
Tested-by: Ramachandrudu Kandhala <rkandhala@nvidia.com>
|