summaryrefslogtreecommitdiff
path: root/arch/mips/mm
AgeCommit message (Expand)Author
2006-05-01[PATCH] MIPS: Fix tx49_blast_icache32_page_indexed.Atsushi Nemoto
2006-03-18[MIPS] local_r4k_flush_cache_page fixAtsushi Nemoto
2006-03-09[MIPS] Scatter a bunch of __init over tlbex.c.Ralf Baechle
2006-02-28[MIPS] Initialize S-cache function pointers even on S-cache-less CPUs.Ralf Baechle
2006-02-21[MIPS] Sibyte: #if CONFIG_* doesn't fly.Ralf Baechle
2006-02-14[MIPS] Add protected_blast_icache_range, blast_icache_range, etc.Atsushi Nemoto
2006-02-07[MIPS] Support /proc/kcore for MIPSDaniel Jacobowitz
2006-02-07[MIPS] Remove wrong __user tags.Atsushi Nemoto
2006-01-10MIPS: Rename MIPS_CPU_ISA_M{32,64} -> MIPS_CPU_ISA_M{32,64}R1.Ralf Baechle
2005-12-12[PATCH] mips: setup_zero_pages count 1Hugh Dickins
2005-12-01[MIPS] Use reset_page_mapcount to initialize empty_zero_page usage counter.Ralf Baechle
2005-10-29[PATCH] mm: init_mm without ptlockHugh Dickins
2005-10-29SB1 cache exception handling.Andrew Isaacson
2005-10-29Add support for SB1A CPU.Andrew Isaacson
2005-10-29Fix zero length sys_cacheflushAtsushi Nemoto
2005-10-29Rename page argument of flush_cache_page to something more descriptive.Ralf Baechle
2005-10-29Fix wrong comment.Ralf Baechle
2005-10-29Fixup a few lose ends in explicit support for MIPS R1/R2.Ralf Baechle
2005-10-29Don't copy SB1 cache error handler to uncached memory.Ralf Baechle
2005-10-29Fix stale comment in c-sb1.c.Andrew Isaacson
2005-10-29Cleanup the mess in cpu_cache_init.Ralf Baechle
2005-10-29Use R4000 TLB routines for SB1 also.Ralf Baechle
2005-10-29Sync c-tx39.c with c-r4k.c.Atsushi Nemoto
2005-10-29Add/Fix missing bit of R4600 hit cacheop workaround.Thiemo Seufer
2005-10-29Minor code cleanup.Thiemo Seufer
2005-10-29R4600 v2.0 needs a nop before tlbp.Thiemo Seufer
2005-10-29Don't set up a sg dma address if we have no page address for some reason.Thiemo Seufer
2005-10-29More .set push/pop.Thiemo Seufer
2005-10-29Let r4600 PRID detection match only legacy CPUs, cleanups.Thiemo Seufer
2005-10-29Handle mtc0 - tlb write hazard for VR5432.Ralf Baechle
2005-10-29Avoid SMP cacheflushes. This is a minor optimization of startup butRalf Baechle
2005-10-29Philips PNX8550 support: MIPS32-like core with 2 Trimedias on it.Pete Popov
2005-10-29More AP / SP bits for the 34K, the Malta bits and things. Still wantsRalf Baechle
2005-10-29Mark a few variables __read_mostly.Ralf Baechle
2005-10-29MIPS R2 instruction hazard handling.Ralf Baechle
2005-10-29Detect the 34K.Ralf Baechle
2005-10-29Define kmap_atomic_pfn() for MIPS.Ralf Baechle
2005-10-29Date: Fri Jul 8 20:10:17 2005 +0000Ralf Baechle
2005-10-29Rename CONFIG_CPU_MIPS{32,64} to CONFIG_CPU_MIPS{32|64}_R1.Ralf Baechle
2005-10-29Avoid tlbw* hazards for the R4600/R4700/R5000.Maciej W. Rozycki
2005-10-29Inline ioremap() calls for constant addresses that map to KSEG1.Maciej W. Rozycki
2005-10-29Fix the diagnostic dump for the XTLB refill handler.Maciej W. Rozycki
2005-10-29Fix a diagnostic message.Maciej W. Rozycki
2005-10-29Use macros for the RM7k cp0.config bits instead of magic numbers.Maciej W. Rozycki
2005-10-29Optimize R3k TLB Load/Store/Modified handlers, by schedulingMaciej W. Rozycki
2005-10-29Fill R3k load delay slots properly.Maciej W. Rozycki
2005-10-29Only dump instructions actually emitted.Maciej W. Rozycki
2005-10-29Handle _PAGE_DIRTY correctly for CONFIG_64BIT_PHYS_ADDR on 32bit CPUs.Thiemo Seufer
2005-10-29Better interface to run uncached cache setup code.Thiemo Seufer
2005-10-29Arrested for multiple offences of header file inclusion.Ralf Baechle
generated by cgit v1.2.3 (git 2.0.4) at 2024-12-26 04:57:48 +0000