summaryrefslogtreecommitdiff
path: root/arch/riscv
AgeCommit message (Expand)Author
2022-12-02RISC-V: vdso: Do not add missing symbols to version section in linker scriptNathan Chancellor
2022-12-02riscv: dts: sifive unleashed: Add PWM controlled LEDsEmil Renner Berthing
2022-11-16riscv: fix reserved memory setupConor Dooley
2022-11-16riscv: vdso: fix build with llvmJisheng Zhang
2022-11-16riscv: process: fix kernel info leakageJisheng Zhang
2022-10-26riscv: Pass -mno-relax only on lld < 15.0.0Fangrui Song
2022-10-26riscv: always honor the CONFIG_CMDLINE_FORCE when parsing dtbWenting Zhang
2022-10-26riscv: Make VM_WRITE imply VM_READAndrew Bresticker
2022-10-26riscv: Allow PROT_WRITE-only mmap()Andrew Bresticker
2022-10-26RISC-V: Make port I/O string accessors actually workMaciej W. Rozycki
2022-10-26riscv: topology: fix default topology reportingConor Dooley
2022-09-28riscv: fix a nasty sigreturn bug...Al Viro
2022-09-08mm: pagewalk: Fix race between unmap and page walkerSteven Price
2022-08-31riscv: traps: add missing prototypeConor Dooley
2022-08-31riscv: lib: uaccess: fix CSR_STATUS SR_SUM bitChen Lifu
2022-08-31riscv: lib: uaccess: fold fixups into bodyJisheng Zhang
2022-08-25RISC-V: Add fast call path of crash_kexec()Xianting Tian
2022-08-25riscv: mmap with PROT_WRITE but no PROT_READ is invalidCeleste Liu
2022-08-25riscv: dts: canaan: Add k210 topology informationConor Dooley
2022-08-25riscv: dts: sifive: Add fu740 topology informationConor Dooley
2022-08-17RISC-V: Add modules to virtual kernel memory layout dumpXianting Tian
2022-08-17RISC-V: Fixup schedule out issue in machine_crash_shutdown()Xianting Tian
2022-08-17RISC-V: Fixup get incorrect user mode PC for kernel mode regsXianting Tian
2022-08-17RISC-V: kexec: Fixup use of smp_processor_id() in preemptible contextXianting Tian
2022-08-17riscv:uprobe fix SR_SPIE set/clear handlingYipeng Zou
2022-08-17riscv: set default pm_power_off to NULLDimitri John Ledkov
2022-07-29riscv: add as-options for modules with assembly compontentsBen Dooks
2022-07-12riscv/mm: Add XIP_FIXUP for riscv_pfn_basePalmer Dabbelt
2022-07-12RISC-V: defconfigs: Set CONFIG_FB=y, for FB consolePalmer Dabbelt
2022-07-12riscv: defconfig: enable DRM_NOUVEAUHeinrich Schuchardt
2022-06-14RISC-V: use memcpy for kexec_file modeLiao Chang
2022-06-14riscv: read-only pages should not be writableHeinrich Schuchardt
2022-06-09riscv: Move alternative length validation into subsectionNathan Chancellor
2022-06-09riscv: Wire up memfd_secret in UAPI headerTobias Klauser
2022-06-09riscv: Fix irq_work when SMP is disabledSamuel Holland
2022-06-09riscv: Initialize thread pointer before calling C functionsAlexandre Ghiti
2022-06-09RISC-V: Mark IORESOURCE_EXCLUSIVE for reserved mem instead of IORESOURCE_BUSYXianting Tian
2022-05-30riscv: use fallback for random_get_entropy() instead of zeroJason A. Donenfeld
2022-05-25riscv: dts: sifive: fu540-c000: align dma node name with dtschemaKrzysztof Kozlowski
2022-05-12RISC-V: relocate DTB if it's outside memory regionNick Kossifidis
2022-05-09riscv: patch_text: Fixup last cpu should be masterGuo Ren
2022-04-13riscv: Fixed misaligned memory access. Fixed pointer comparison.Michael T. Kloos
2022-04-08riscv module: remove (NOLOAD)Fangrui Song
2022-04-08uaccess: fix type mismatch warnings from access_ok()Arnd Bergmann
2022-04-08riscv: Increase stack size under KASANDmitry Vyukov
2022-04-08riscv: Fix fill_callchain return valueNikita Shubin
2022-04-08riscv: dts: canaan: Fix SPI3 bus widthNiklas Cassel
2022-03-16riscv: dts: k210: fix broken IRQs on hart1Niklas Cassel
2022-03-16riscv: Fix auipc+jalr relocation range checksEmil Renner Berthing
2022-03-16riscv: alternative only works on !XIP_KERNELJisheng Zhang