Age | Commit message (Collapse) | Author |
|
Use gpio_6_15 to shutdown external speaker amp when not in use.
Signed-off-by: Alan Tull <alan.tull@freescale.com>
|
|
Use both dev_id and con_id to get enable the CAN clock.
Only use the con_id can't get the can_clk2, which is the
root cause for CAN2 hang.
Signed-off-by: William Lai<b04597@freescale.com>
(cherry picked from commit 9a75b3c9a9a09f6ffeecf5b617b1a3c72d4aa1b9)
|
|
This patch uses gpio to set pwm signal to keep low when
the control signal is inverted, i.e., the pwm control
signal may be inverted by a MOSFET chip.
Signed-off-by: Liu Ying <b17645@freescale.com>
(cherry picked from commit eaea1b2e48bbb9693d80d8c3affcd6e0fb8aae71)
|
|
This patch adds pwm enable/disable pad functions to pwm platform
data.
Signed-off-by: Liu Ying <b17645@freescale.com>
|
|
The old implementation will clk_get/clk_put for each clk on/off operation.
As some clk on/off operation would be IRQ context.
So, it will ocurr the error like "schedule at atomic context".
The new implementation will only call clk_get at usb initialization,
and clk_put at usb de-initialization.
The driver's clock on/off will only call clk_enable/clk_disable.
Signed-off-by: Peter Chen <peter.chen@freescale.com>
(cherry picked from commit 8238957cb2223f0fe46e8d32cdb891d5433ec830)
|
|
The i.Mx50EVK (rdp) board has a fixed dc-dc converter. Show it as
a fixed regulator so the audio driver will be able to get its voltage.
Signed-off-by: Alan Tull <alan.tull@freescale.com>
|
|
EIM IOMUX settings that improve the power numbers break keypad. Move the EIM
IOMUX settings to platform specific functions called during suspend/resume.
Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
|
|
Since VSD voltage is not always on, we need to pass the correct
regulator to esdhc driver to dynamically enable it.
Signed-off-by: Aisheng.Dong <b29396@freescale.com>
|
|
Add REGULATOR_CHANGE_STATUS ops mask for mc13892 regulators
Signed-off-by: Zhou Jingyu <Jingyu.Zhou@freescale.com>
|
|
Previous patch is not stable enough, reverted.
Signed-off-by: Aisheng.Dong <b29396@freescale.com>
|
|
Vcc voltage needs to be increased before increasing the frequency when exiting
from LPAPM mode. Some drivers are initiating the frequency/voltage change
request (via clk_enable/clk_disable) in an ISR or tasklet context. Since the
regulator API code uses SPI that can sleep during its transactions, the
system will crash when sleep is called in an ISR/tasklet context.
Hence the current solution is to remove the voltage change code.
Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
|
|
Upgrade SDMA script to support SSIs dual fifo breaks mx50 ssi, because
mx50 new script not available yet.
Fix it by according to cpu model to set correct sdma script address.
Signed-off-by: Zeng Zhaoming <b32542@freescale.com>
|
|
In the MX5x clock code, it's incorrect to
use the existence of the macro to determin the
uart is DMA enabled or not.
Fix this bug by checking the macro value.
Signed-off-by: Xinyu Chen <xinyu.chen@freescale.com>
|
|
Enable MAX173135 and LTC3589 drivers in MX5 MFG
defconfig.
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
As uboot changes the PLL1, this causes the UART1 clock
PRE/PODF divider settings are not correct.
Fix this by set uart's parent to PLL3 as uboot did.
Signed-off-by: Xinyu Chen <xinyu.chen@freescale.com>
|
|
Upgrade sdma mx51 script to v1.1
http://compass.freescale.net/go/220269616
Upgrade sdma mx53 script to v1.1
http://compass.freescale.net/go/211002731
These new scripts support ssi dual fifo.
Pan Qihong-B30266 provide the usage:
-----------
mcu_2_ssiapp and ssiapp_2_mcu are supporting
SSI tx/rx residing on peripheral DMA region.
mcu_2_ssish and ssish_2_mcu are supporting
SSI tx/rx residing on shared peripheral DMA region.
With all these 4 scripts, will support all the 3 SSIs.
----------
Signed-off-by: Zeng Zhaoming <b32542@freescale.com>
|
|
MX53 ARD: Add Linear PMIC support.
Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
|
|
Update the DDR frequency change code to latest the DDR settings for both
24Mhz and 266Mhz.
266MHz latest script version 04 from compass site:
http://compass.freescale.net/doc/220496654/Codex_LPDDR2_266MHz.inc
24MHz latest script version 03 from compass site:
http://compass.freescale.net/doc/219884330/Codex_LPDDR2_24MHz.inc
Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
|
|
- Support added for MAX17135 temperature sensor driver for both
MX50 ARM2 and RDP platforms.
- MAX17135 driver re-architected with init() callback function
in MSL layer which registers regulators.
Signed-off-by: Danny Nold <dannynold@freescale.com>
|
|
Turn off audio clock when possible. Empirical data says that we
need to leave the clocks on for 300 mSec after all codec writes
are done so schedule work to do that.
This feature supported for i.Mx51 Babbage and i.Mx50 EVK (rdp) boards.
Signed-off-by: Alan Tull <alan.tull@freescale.com>
|
|
Improve STOP mode power consumption in MX50 by doing the following:
1. Disable regulators that are not being used.
2. Set as many regulators as possible into STANDBY mode.
3. Set EIM, FEC IOMUX settings for minimum power leakage.
Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
|
|
Add MFG tool support for MX53 ARD.
Remove MLB driver in updater defconfig because it
is not needed by MFG tool
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
MSL Part
define a new platform data struct, and Put the pmic callback register
into platform data structure, then we can cover all pmic
Signed-off-by: Hu Hui <b29976@freescale.com>
|
|
Add IEEE1588 device's resource definition, and set default clock input
for ptp RTC.
Signed-off-by: Xie Xiaobo <X.Xie@freescale.com>
|
|
This is another work-around for esdhc crc error issue when AHB is
down to 24Mhz in low power mode.
But an expensive one since AHB will go back to 133Mhz and it will switch
the entire LP domain frequencies whenever the SDHC is accessed
With the workaround of switching esdhc clock to 20Mhz when AHB is 24Mhz,
we do not need to have this flag set anymore.
Signed-off-by: Aisheng.Dong <b29396@freescale.com>
|
|
Need E-Book ADD On Board.
Boot Config (SW5) uses EIM_DA0~7, which are multiplexed with Keypad module.
Set SW5 to 'on' to avoid the interference (it appears that some keys are
always pressed) after system boot.
Signed-off-by: Frank Li <Frank.Li@freescale.com>
|
|
Not allowed in the spec, but the hardware guy said it was ok.
Needed because clock is shared between audio and camera.
Signed-off-by: Alan Tull <alan.tull@freescale.com>
|
|
Add ssi3 support for MX5.
According to manual, ssi3 clock should be same to ssi1 or ssi2.
Signed-off-by: Zeng Zhaoming <b32542@freescale.com>
|
|
MSL Part
enable the powerkey as suspend/resume key on mx53evk and mx50 rdp
Signed-off-by: Hu Hui <b29976@freescale.com>
|
|
Support 2 PWM based backlights, and add PWMO invertion
option on i.MX53 ARD.
Signed-off-by: William Lai<b04597@freescale.com>
|
|
Add a member pwmo_invert to the PWM structure to record
whether the PWMO signal needs invertion or not.
Signed-off-by: William Lai<b04597@freescale.com>
|
|
MX53 ROM require the boot FCB/DBBT support which need
more space to store such info on NAND boot partition.
MX53 ROM require at least:
4 search blocks for FCB and 4 blocks for DBBT, then,
the original 3M for boot partition is not enough.
16M should cover all kind of NAND boot support on MX53.
Signed-off-by: Jason Liu <r64343@freescale.com>
|
|
MSL Part
when usb otg is enabled, we do debounce in the otg isr with the wakeup
event detected, so we drop the debounce in usb_host_wakeup_irq
Signed-off-by: Hu Hui <b29976@freescale.com>
|
|
Build as module by default.
The ath6kl driver is for Atheros AR6003 WiFi chipset.
Signed-off-by: Aisheng.Dong <b29396@freescale.com>
|
|
Enable UART log in kernel uncompress phase for MX53 ARD
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
1. Change max frequency of ahb and emi_slow clocks
2. update nfc clocks as about 33MHZ for RevB and ARD board
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
Change the pad setting of DI0_PIN15 so that all the CLAA WVGA
LCD panels can work normally.
Signed-off-by: Liu Ying <b17645@freescale.com>
|
|
Add dma_apbh_device and platform data for it, which is needed
by GPMI NAND.
Signed-off-by: Robby Cai <R63905@freescale.com>
|
|
Add MSL part for GPMI Nand driver for Reference Design Board
Move __setup() to driver to remove the conflict between ARM2 and RD board
Signed-off-by: Robby Cai <R63905@freescale.com>
|
|
Add gpio_direction_output setting for MX53_DVI_RESET.
Signed-off-by: Jason Chen <b02280@freescale.com>
Signed-off-by: Estevam Fabio <r49496@freescale.com>
|
|
MSL Part
We do need software ID debounce only when the wakeup event is present
This is becasse that on some boards when an usb device is attached to otg
port,the vbus wakeup event is present earlier than ID pin wakeup
event,but the vbus wakeup event is not expected, So we must delay
with some time (3ms) when wakup event is present to let the ID pin
change to the correct value.
Signed-off-by: Hu Hui <b29976@freescale.com>
|
|
fix build error for mx53 ARD board with USB HOST2
Signed-off-by: Hu Hui <b29976@freescale.com>
|
|
enable usb host2 on imx53 ard board, external ULPI phy is used
on this board.
Signed-off-by: Hu Hui <b29976@freescale.com>
|
|
Change the regulator setup to show the correct regulator for vdda.
Signed-off-by: Alan Tull <alan.tull@freescale.com>
|
|
MSL part
The usb wakeup system capability should be controlled by user,
For example, the users don't expect wakeup system at below situations:
1. When they plug in Micro B line, maybe the users just want to charge
from PC
2. Plug in a usb device, such as usb camera or usb 3G moden
The wakeup capability can be controlled by sys interface
1. At otg mode:
echo enabled > /sys/devices/platform/fsl-usb2-otg/power/wakeup
2. At non-otg mode:
device mode:
echo enabled > /sys/devices/platform/fsl-usb2-otg/power/wakeup
host mode
echo enabled > /sys/devices/platform/fsl-ehci.x/power/wakeup
x is the usb port num (from 0 to n-1)
NOTE: The user must load one gadget module if he wants to usb otg wakeup
function.
Signed-off-by: Peter Chen <peter.chen@freescale.com>
|
|
Added support for DDR at 24MHz in LPAPM mode to achieve low power in idle mode.
In LPAPM mode, all peripheral domain clocks and DDR are sourced from 24MHz XTAL.
When ARM is in WFI, its sourced from 24MHz XTAL too. Thus all PLLs are turned
off.
Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
|
|
Fixes issue where headpone detect is inverted.
Signed-off-by: Alan Tull <r80115@freescale.com>
|
|
Apply this fix for mx25. Has been seperately cherry-picked for
other platforms.
The origin code reuse the otg_resource as the resource for udc
device. This will cause a small bug, the following command will
print endless log:
#cat /proc/iomem
The reason of the bug is that reuse the otg_resources for the
udc device will register the otg_resources twice which will make
the ->child and ->parent of the otg_resources pointer to himself.
So the above command will traverse in a dead loop for ever.
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
Disable dvfs-core before the reboot process starts since its possible that the
core voltage is at 0.85V when reboot command was issued. This will cause the
reboot to fail since the ROM code does not set the core voltage.
Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
|
|
Remove keypad driver for MX50EVK as its not supported.
Signed-off-by: Ranjani Vaidyanathan <ra5478@freescale.com>
|