Age | Commit message (Collapse) | Author |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
The old commit was meant to allow the kernel to be built with
ancient toolchains. We don't need this, and it causes breakage.
This reverts commit 780c087d472bcadaec4062e2ddf4036dfc7f3876.
|
|
fix can not goto standby when using ethernet
Signed-off-by: Zhou Jingyu <Jingyu.Zhou@freescale.com>
|
|
Reserve 3M for bootloader since new nand block size is 512K byte.
Signed-off-by: Wallace Wang <r59996@freescale.com>
|
|
Reserve more size to bootloader since new nand block size is 512K byte.
Signed-off-by: Sammy He <r62914@freescale.com>
|
|
Miss clear BYPASS_CPU bit for CLKSEQ. CPU and HClk frequency will low than
24Mhz, so there are not enough bandwidth to support LCD refresh
Signed-off-by: Frank Li <Frank.Li@freescale.com>
|
|
Do not disable the eSDHC clk on MX35 3DS board,
since SYSTEM can't boot up after the reset key
is pressed when the SD/MMC boot mode is used.
The root cause is that the ROM code don't ensure
the SD/MMC clk is running when boot system.
Signed-off-by: Richard Zhu <r65037@freescale.com>
|
|
1.arrange display port according to choice of different display device
2.for ipu_disp.c: not round pixel clock to even for tvout.
3.cmdline "hdtv" enable 720P, "hdtv=2" enable 720P as primary.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
Disable lcdif controller when suspend or screen blanked.
By doing so, can set CPU freq to 64000Khz (ENGR00119096)
Signed-off-by: Robby Cai <R63905@freescale.com>
|
|
USB initialization set power status register to wrong status.
Cause power state change dead loop.
Remove EA code using debug register to control HW_POWER_STS bit.
That is not perfered.
Signed-off-by: Frank Li <Frank.Li@freescale.com>
|
|
Change -march=armv7-a to -march=armv7a
Revert "ENGR00116759 iMX51: Fix compile error when using gcc4.3.3"
This reverts commit 39b2ec2cfc591472db51c75944d8462255e9cf4d.
Signed-off-by: Alan Tull <r80115@freescale.com>
|
|
pll_set_rate function should only wait for PLL relock if PLL is enabled.
Also add a timeout to the infinte loop.
Signed-off-by: Ranjani Vaidyanathan-RA5478 <Ranjani.Vaidyanathan@freescale.com>
|
|
MX23: Correct VDDD value for CPU frequency 360 MHz.
Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
|
|
DVFS-PER needs to make sure that the pixel clock divider is an
even integer.
Added support for pixel clock being sourced from an external clock (PLL3)
Signed-off-by: Ranjani Vaidyanathan-RA5478 <Ranjani.Vaidyanathan@freescale.com>
|
|
Added clock nodes for pixel clocks so that their rates and
parents can be easily tracked.
Signed-off-by: Rob Herring <r.herring@freescale.com>
|
|
TVIN module is missed in MX35 configure file.
Signed-off-by: Wallace Wang <r59996@freescale.com>
|
|
fix PWM backlight blink
Signed-off-by: Katherine Lu <katherine.lu@freescale.com>
|
|
Add CONFIG_MTD_MXC_DATAFLASH to build in SPI NOR
flash driver
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
When add usb gadget driver in OTG mode, cause nobody cared irq,
this pach disable usbintr in udc driver probe.
Signed-off-by: Li Jun <r65092@freescale.com>
|
|
iMX23: power supply protection mechanism must be implemented
in order to properly protect the SoC from damage or getting
into a locked up state. Several chip errata exists which (some are
documented and some are not yet documented at the time of this writing).
Signed-off-by: Robert Lee <robert.lee@freescale.com>
|
|
avoid i2c access of pseudo irq ops while suspending
Signed-off-by: Zhou Jingyu <Jingyu.Zhou@freescale.com>
|
|
1. close usb_clk after usb otg controller switch to utmi mode.
2. usb_clk is a glabal variable for 60M usbpll, when enable usboh3_clk
for i.MX51 host port, usb_clk is used, which causes usb_clk can not be
closed after the controller is in ULPI mode.
Signed-off-by: Li Jun <r65092@freescale.com>
|
|
1. If there is no usb devices connectted or all connectted usb
devices are in suspend state, usb host can suspend its whole bus,
then put the PHY into low power mode and close all usb clocks.
2. close all usb clocks for usb device low power mode.
(The patch is splitted 2 patches, this is FSL specific driver
part.)
Signed-off-by: Li Jun <r65092@freescale.com>
|
|
Fixed build break when MXC_DVFS_PER is not defined.
Signed-off-by: Ranjani Vaidyanathan-RA5478 <Ranjani.Vaidyanathan@freescale.com>
|
|
No all regiser use _SCT. stmp3xxx_setl may write to wrong address.
please use __raw_write (value, REG_XXX_SET) to write date to SCT
register. Only REG_XXX_SCT is defined when it exist at hardware.
Signed-off-by: Frank.Li <Frank.Li@freescale.com>
|
|
Added support for DVFS-PER for both MX37 and MX51.
Signed-off-by: Ranjani Vaidyanathan-RA5478 <Ranjani.Vaidyanathan@freescale.com>
|
|
MX23: VDDD_BO voltage needs to be updated which caused the system hangs
if cpufreq Conservative governor is using and CPUFREQ is trigged.
Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
|
|
Miss some configuration and wrong use put_unaligned_be32
Signed-off-by: Frank Li <Frank.Li@freescale.com>
|
|
MX35 ROM code will not configre SD clock, while linux
kernel will disable SD clock when there is no data
transfer, so need to enable SD clock before reboot for
SD boot mode
Signed-off-by: Wallace Wang <r59996@freescale.com>
|
|
Add remote wakeup feature for host mode.
Signed-off-by: Albert Chen <r65187@freescale.com>
|
|
Use "MXC_FEC_BASE_ADDR" instead of FEC_BASE_ADDR
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
In the rng_test_driver.ko and rng_test, RNG_REGISTER_PEEK_POKE flag
should be defined, otherwise, the rng_read_register() and rng_write_register()
functions will not be defined. And the flag RNG_REGISTER_PEEK_POKE depends on
CONFIG_RNG_TEST_DRIVER, which is not set in the default config file.
Resolve the problem by setting the CONFIG_RNG_TEST_DRIVER.
Signed-off-by: William Lai <b04597@freescale.com>
|
|
Fix build break in imx233_updater_defconfig.
Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
|
|
1. Disable CONFIG_SYSFS_DEPRECATED for udev
2. Enable CONFIG_RFKILL for USB dongle
3. Enable CONFIG_USB_VIDEO_CLASS for cheese
4. Enable ext4 file system
Signed-off-by: Lily Zhang <r58066@freescale.com>
|
|
Delete VDDD setting for sgtl5000 chip, make sure it's correspondence
with schematic.
Signed-off-by: Guoqing Jiang <b22156@freescale.com>
|
|
Restructure CPUFREQ driver.
Add conservative governor support.
Add CPUFREQ trigger implementation.
Add H_CLK auto slow mode support
Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
|
|
fix system can not resume on 2.6.31 branch
Signed-off-by: Zhou Jingyu <Jingyu.Zhou@freescale.com>
|
|
Fix PXP compiling problem after V4L2 option turned on as well
Signed-off-by: Robby Cai <R63905@freescale.com>
|
|
fix mcu driver irq handler for SD/MMC card detection
Signed-off-by: Zhou Jingyu <Jingyu.Zhou@freescale.com>
|