summaryrefslogtreecommitdiff
path: root/drivers/clk/socfpga
AgeCommit message (Expand)Author
2019-01-15clk: socfpga: stratix10: fix naming convention for the fixed-clocksDinh Nguyen
2019-01-11clk: socfpga: stratix10: fix rate calculation for pll clocksDinh Nguyen
2018-07-06clk: socfpga: stratix10: fix the sdmmc_free_clk muxDinh Nguyen
2018-07-06clk: socfpga: stratix10: fix the parents of mpu_free_clkDinh Nguyen
2018-05-15clk: socfpga: stratix10: suppress unbinding platform's clock driverDinh Nguyen
2018-05-15clk: socfpga: stratix10: use platform driver APIsDinh Nguyen
2018-04-06clk: socfpga: stratix10: add clock driver for Stratix10 platformDinh Nguyen
2017-11-02License cleanup: add SPDX GPL-2.0 license identifier to files with no licenseGreg Kroah-Hartman
2017-06-19clk: socfpga: Fix the smplsel on Arria10 and Stratix10Dinh Nguyen
2016-02-22clk: socfpga: allow for multiple parents on Arria10 periph clocksDinh Nguyen
2016-02-08clk: socfpga: fix __init annotationArnd Bergmann
2015-08-24clk: socfpga: Add a second parent option for the dbg_base_clkDinh Nguyen
2015-07-28clk: socfpga: switch to GENMASK()Andy Shevchenko
2015-07-20clk: socfpga: Remove clk.h and clkdev.h includesStephen Boyd
2015-06-09clk: socfpga: remove a stray tabDan Carpenter
2015-06-05clk: socfpga: make use of of_clk_parent_fill helper functionDinh Nguyen
2015-05-21clk: socfpga: add a clock driver for the Arria 10 platformDinh Nguyen
2015-05-21clk: socfpga: update clk.h so for Arria10 platform to useDinh Nguyen
2015-05-14clk: socfpga: Silence sparse warningStephen Boyd
2015-05-14clk: socfpga: Silence sparse warningStephen Boyd
2014-05-12Merge tag 'socfpga-clk-update-for-v3.16' of git://git.rocketboards.org/linux-...Mike Turquette
2014-05-12clk: socfpga: add divider registers to the main pll outputsDinh Nguyen
2014-04-30clk: socfpga: fix clock driver for 3.15Dinh Nguyen
2014-03-18clk: socfpga: Fix section mismatch warningDinh Nguyen
2014-02-26clk: socfpga: Support multiple parents for the pll clocksDinh Nguyen
2014-02-26clk: socfpga: Fix integer overflow in clock calculationDinh Nguyen
2014-02-18clk: socfpga: Add a clk-phase property to the "altr,socfpga-gate-clk"Dinh Nguyen
2014-02-18clk: socfpga: split clk codeSteffen Trumtrar
2014-02-18clk: socfpga: fix define typoSteffen Trumtrar
2014-02-18clk: socfpga: remove unused fieldSteffen Trumtrar
2014-02-18clk: socfpga: Remove socfpga_init_clocksDinh Nguyen
2014-02-18clk: socfpga: Look for the GPIO_DB_CLK by its offsetDinh Nguyen
2014-02-18clk: socfpga: Map the clk manager base address in the clock driverDinh Nguyen
2013-12-19clk: socfpga: Use NULL instead of 0Sachin Kamat
2013-11-27clk: socfpga: Remove check for "reg" property in socfpga_clk_initDinh Nguyen
2013-10-07clk: socfpga: Fix incorrect sdmmc clock nameDinh Nguyen
2013-06-11ARM: socfpga: Add support to gate peripheral clocksDinh Nguyen
2013-04-14ARM: socfpga: Upgrade clk driver for socfpga to make use of dts clock entriesDinh Nguyen
2012-07-19ARM: socfpga: initial support for Altera's SOCFPGA platformDinh Nguyen
generated by cgit v1.2.3 (git 2.0.4) at 2024-11-04 23:19:06 +0000