summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_display.c
AgeCommit message (Expand)Author
2014-07-14drm/i915: Track the primary plane correctly when reassigning planesDaniel Vetter
2014-07-14drm/i915: Ignore VBT backlight presence check on HP Chromebook 14Scot Doyle
2014-07-09drm/i915: Toshiba CB35 has a controllable backlightScot Doyle
2014-07-09drm/i915: Acer C720 and C720P have controllable backlightsScot Doyle
2014-07-09drm/i915: quirk asserts controllable backlight presence, overriding VBTScot Doyle
2014-06-30drm/i915: only apply crt_present check on VLVJesse Barnes
2014-06-27drm/i915: Wait for vblank after enabling the primary plane on BDWVille Syrjälä
2014-06-25drm/i915: vlv_prepare_pll is only needed in case of non DSI interfacesShobhit Kumar
2014-06-23drm/i915: cache hw power well enabled stateImre Deak
2014-06-06Merge tag 'drm-intel-fixes-2014-06-06' of git://anongit.freedesktop.org/drm-i...Dave Airlie
2014-06-05Merge commit '9e9a928eed8796a0a1aaed7e0b676db86ba84594' into drm-nextDave Airlie
2014-06-05drm/i915: Nuke pipe A quirk on i830MDaniel Vetter
2014-06-05drm/i915: Always apply cursor width changesChris Wilson
2014-06-05drm/i915: use VBT to determine whether to enumerate the VGA portJesse Barnes
2014-06-05drm/i915/vlv: move DPIO common reset de-assert into __vlv_set_power_wellJesse Barnes
2014-06-05drm/i915/vlv: move CRI refclk enable into __vlv_set_power_wellJesse Barnes
2014-06-05drm/i915/vlv: assert and de-assert sideband reset at boot and resume v3Jesse Barnes
2014-06-05drm: convert crtc and connection_mutex to ww_mutex (v5)Rob Clark
2014-06-04drm: Split connection_mutex out of mode_config.mutex (v3)Daniel Vetter
2014-06-04drm/i915: replace drm_get_encoder_name() with direct name field useJani Nikula
2014-06-04drm/i915: replace drm_get_connector_name() with direct name field useJani Nikula
2014-05-27drm/i915: Fix dynamic allocation of physical handlesChris Wilson
2014-05-22drm/i915: s/intel_ring_buffer/intel_engine_csOscar Mateo
2014-05-22drm/i915: Fix gen2 and hsw+ scanline counterVille Syrjälä
2014-05-22drm/i915: Wait for pending page flips before enabling/disabling the primary p...Ville Syrjälä
2014-05-22drm/i915: Shuffle fifo underrun disable/enable points for gmch platformsVille Syrjälä
2014-05-22drm/i915: Check for FIFO underruns at the end of modeset on gmchVille Syrjälä
2014-05-21drm/i915: Re-enable vblank irqs for already active pipesVille Syrjälä
2014-05-21Merge branch 'topic/drm-vblank-rework' into drm-intel-next-queuedDaniel Vetter
2014-05-21drm/i915: Accurately initialize fifo underrun state on gmch platformsDaniel Vetter
2014-05-21drm/i915: Use new kms-native vblank functionsDaniel Vetter
2014-05-21drm/i915: Remove drm_vblank_pre/post_modeset callsDaniel Vetter
2014-05-21drm/i915: Move buffer pinning and ring selection to intel_crtc_page_flip()Ville Syrjälä
2014-05-21drm/i915: Drop the excessive vblank waits from modeset codepathsVille Syrjälä
2014-05-21drm/i915: Wait for vblank in hsw_enable_ips()Ville Syrjälä
2014-05-21drm/i915: Fix mmio vs. CS flip race on ILK+Ville Syrjälä
2014-05-20drm: Add drm_vblank_on()Ville Syrjälä
2014-05-20drm/i915/chv: Reset data lanes in encoder .post_disable() hookVille Syrjälä
2014-05-20drm/i915/chv: Turn off dclkp after the PLL has been disabledVille Syrjälä
2014-05-20drm/i915/chv: Move data lane deassert to encoder pre_enableVille Syrjälä
2014-05-20drm/i915/chv: Fix CHV PLL state trackingVille Syrjälä
2014-05-20drm/i915/chv: Register port D encoders and connectorsVille Syrjälä
2014-05-20drm/i915/chv: Add cursor pipe offsetsVille Syrjälä
2014-05-20drm/i915: s/ironlake_/intel_ for the enable_share_dpll functionDaniel Vetter
2014-05-20drm/i915: Extract intel_prepare_shared_dpllDaniel Vetter
2014-05-20drm/i915: Only update shared dpll state when neededDaniel Vetter
2014-05-20drm/i915: Extract vlv_prepare_pllDaniel Vetter
2014-05-20drm/i915: Extract i9xx_set_pll_dividersDaniel Vetter
2014-05-20drm/i915: Shovel hw setup code out of hsw_crtc_mode_setDaniel Vetter
2014-05-20drm/i915: Shovel hw setup code out of ilk_crtc_mode_setDaniel Vetter
generated by cgit v1.2.3 (git 2.0.4) at 2025-11-12 06:51:30 +0000