summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_drv.h
AgeCommit message (Expand)Author
2016-05-11drm/i915/ddi: Fix eDP VDD handling during booting and suspend/resumeImre Deak
2015-12-22drm/i915: Kill intel_crtc->cursor_boVille Syrjälä
2015-12-02drm/i915: Introduce a gmbus power domainVille Syrjälä
2015-12-02drm/i915: Clean up AUX power domain handlingVille Syrjälä
2015-10-13drm/i915: revert a few more watermark commitsPaulo Zanoni
2015-10-09drm/i915: Partial revert of atomic watermark seriesMatt Roper
2015-10-06drm/i915: Rename DP link training functionsAnder Conselvan de Oliveira
2015-10-02drm/i915/bxt: Modify BXT BLC according to VBT changesSunil Kamath
2015-09-30drm/i915: Calculate watermark configuration during atomic check (v2)Matt Roper
2015-09-30drm/i915: Calculate pipe watermarks into CRTC state (v3)Matt Roper
2015-09-30drm/i915: Drop intel_update_sprite_watermarksMatt Roper
2015-09-30drm/i915/ivb: Move WaCxSRDisabledForSpriteScaling w/a to atomic checkMatt Roper
2015-09-30drm/i915: make backlight hooks connector specificJani Nikula
2015-09-30drm/i915: Add HDMI aspect ratio property for SDVOVille Syrjälä
2015-09-30drm/i915: Constify adjusted_modeVille Syrjälä
2015-09-30Merge remote-tracking branch 'airlied/drm-next' into drm-intel-nextDaniel Vetter
2015-09-24drm/i915: Fix vblank count variable typesVille Syrjälä
2015-09-23drm/i915: Enable querying offset of UV plane with intel_plane_obj_offsetTvrtko Ursulin
2015-09-23drm/i915: Support planar formats in tile height calculationsTvrtko Ursulin
2015-09-23drm/i915: fix FBC for cases where crtc->base.y is non-zeroPaulo Zanoni
2015-09-23drm/i915: Check live status before reading edidSonika Jindal
2015-09-17drm/i915: add more debug info for when atomic updates fail v3Jesse Barnes
2015-09-14drm/i915: Make updating pipe without modeset atomic.Maarten Lankhorst
2015-09-10drm/i915: add attached connector to hdmi containerShashank Sharma
2015-09-08drm/atomic: Make prepare_fb/cleanup_fb only take state, v3.Maarten Lankhorst
2015-09-04drm/i915/dp: move TPS3 logic to where it's usedJani Nikula
2015-09-02Merge tag 'drm-intel-next-fixes-2015-09-02' into drm-intel-next-queuedDaniel Vetter
2015-09-02drm/i915: Also record time difference if vblank evasion fails, v2.Maarten Lankhorst
2015-09-02drm/i915: Remove start frame argument to pipe_update_begin/end.Maarten Lankhorst
2015-09-02drm/i915: move intel_hrawclk() to intel_display.cJani Nikula
2015-09-01i915: Set ddi_pll_sel in DP MST pathAnder Conselvan de Oliveira
2015-08-26drm/i915: Trick CL2 into life on CHV when using pipe B with port BVille Syrjälä
2015-08-26drm/i915: Implement PHY lane power gating for CHVVille Syrjälä
2015-08-26drm/i915: move ibx_digital_port_connected to intel_dp.cJani Nikula
2015-08-26drm/i915: Add vlv_dport_to_phy()Ville Syrjälä
2015-08-26drm/i915: Add encoder->post_pll_disable() hooks and move CHV clock buffer dis...Ville Syrjälä
2015-08-26drm/i915: Put back lane_count into intel_dp and add link_rate tooVille Syrjälä
2015-08-17Merge tag 'drm-intel-next-fixes-2015-08-16' of git://anongit.freedesktop.org/...Dave Airlie
2015-08-14drm/i915: Kill intel_dp->{link_bw, rate_select}Ville Syrjälä
2015-08-14drm/i915: Move intel_dp->lane_count into pipe_configVille Syrjälä
2015-08-14drm/i915: Clean up DP/HDMI limited color range handlingVille Syrjälä
2015-08-14drm/i915: Save latest known sink CRC to compensate delayed counter reset.Rodrigo Vivi
2015-08-14drm/i915: Force sink crc stop before start.Rodrigo Vivi
2015-08-14drm/i915: Remove connectors_active.Maarten Lankhorst
2015-08-14drm/i915: Get rid of dpms handling.Maarten Lankhorst
2015-08-14drm/i915: Validate the state after an atomic modeset only, and pass the state.Maarten Lankhorst
2015-08-11drm/i915: Use CONFIG_DRM_FBDEV_EMULATIONDaniel Vetter
2015-08-06Merge tag 'topic/drm-misc-2015-07-28' into drm-intel-next-queuedDaniel Vetter
2015-08-05drm/i915: fix FBC frontbuffer tracking flushing codePaulo Zanoni
2015-07-27drm: Make the connector dpms callback return a value, v2.Maarten Lankhorst
generated by cgit v1.2.3 (git 2.0.4) at 2024-11-17 12:03:52 +0000