summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915
AgeCommit message (Expand)Author
2013-04-18drm/i915: Return stored value from max freq sysfs entryMika Kuoppala
2013-04-18drm/i915: Remove stale codeBen Widawsky
2013-04-18drm/i915: Increase max fence pitch limit to 256KB on IVB+Ville Syrjälä
2013-04-18drm/i915: Reject fence stride=0 on gen4+Ville Syrjälä
2013-04-18drm/i915: Configure GAM_ECOCHK appropriatly for Gen7Ville Syrjälä
2013-04-18drm/i915: Set GAC_ECO_BITS register on Gen7+Ville Syrjälä
2013-04-18drm/i915: Add ECOBITS_SNB_BITVille Syrjälä
2013-04-18drm/i915: Don't default to overclock maxBen Widawsky
2013-04-18drm/i915: Better overclock supportBen Widawsky
2013-04-18drm/i915: use lower aux clock divider on non-ULT HSWJani Nikula
2013-04-18drm/i915: Allow PPGTT enable to failBen Widawsky
2013-04-18drm/i915: NULL aliasing_ppgtt on cleanupBen Widawsky
2013-04-18drm/i915: Abstract PPGTT enablingBen Widawsky
2013-04-18drm/i915: Rework PPGTT init codeBen Widawsky
2013-04-18drm/i915: Conditionally carve out GGTT PDEBen Widawsky
2013-04-18drm/i915/ppgtt: Set scratch page "globally"Ben Widawsky
2013-04-18drm/i915: random checkpatch fixesBen Widawsky
2013-04-18drm/i915: Map registers before GTT initBen Widawsky
2013-04-18drm/i915: Call out GEN6 PTE specificityBen Widawsky
2013-04-18drm/i915: generalize pte vs. register BAR allocationBen Widawsky
2013-04-18drm/i915: Use MLC (l3$) for context objectsChris Wilson
2013-04-18drm/i915: update FDI mPHY setup codeDaniel Vetter
2013-04-18drm/i915: Workaround incoherence between fences and LLC across multiple CPUsChris Wilson
2013-04-18drm/i915: tune down Y tiling scanout warningDaniel Vetter
2013-04-18drm/i915: set CB tuning also for the reduce clockDaniel Vetter
2013-04-18drm/i915: fix FP CB tuning limits for lvdsDaniel Vetter
2013-04-18drm/i915: fix lost FP_CB_TUNE setting for pch pllsDaniel Vetter
2013-04-18drm/i915: Fix SDVO connector and encoder get_hw_state functionsEgbert Eich
2013-04-16Merge tag 'drm-intel-next-2013-04-06' of git://people.freedesktop.org/~danvet...Dave Airlie
2013-04-08drm/i915: Add a pipeless ivybridge configurationBen Widawsky
2013-04-08drm/i915: Set PCH_NOPBen Widawsky
2013-04-08drm/i915: Don't wait for PCH on resetBen Widawsky
2013-04-08drm/i915: Don't touch South Display when PCH_NOPBen Widawsky
2013-04-06drm/i915: PCH_NOPBen Widawsky
2013-04-06drm/i915: Support PCH no displayBen Widawsky
2013-04-06drm/i915: info level for simulated gpu hang dmesg noticeDaniel Vetter
2013-04-05drm/i915: revert eDP bpp clamping code changesDaniel Vetter
2013-04-05Revert "drm/i915: fix DP get_hw_state return value"Daniel Vetter
2013-04-05drm/i915: Don't use the HDMI port color range bit on ValleyviewVille Syrjälä
2013-04-05drm/i915: Set PIPECONF color range bit on ValleyviewVille Syrjälä
2013-04-05drm/i915: extract i9xx_set_pipeconfDaniel Vetter
2013-04-05drm/i915: Add no-lvds quirk for Fujitsu Esprimo Q900Christian Lamparter
2013-04-05Merge tag 'drm-intel-next-2013-03-23' of git://people.freedesktop.org/~danvet...Dave Airlie
2013-04-03drm/i915: create pipe_config->dpll for clock stateDaniel Vetter
2013-04-03drm/i915: hw readout support for ->has_pch_encodersDaniel Vetter
2013-04-03drm/i915: add hw state readout/checking for pipe_configDaniel Vetter
2013-04-03drm/i915: rip out superflous is_dp&is_cpu_edp trackingDaniel Vetter
2013-04-03drm/i915: remove leaky eDP functionsDaniel Vetter
2013-04-03drm/i915: track dp target_clock in pipe_configDaniel Vetter
2013-04-03drm/i915: move dp_m_n computation to dp_encoder->compute_configDaniel Vetter
generated by cgit v1.2.3 (git 2.0.4) at 2024-12-29 09:22:34 +0000