summaryrefslogtreecommitdiff
path: root/drivers
AgeCommit message (Collapse)Author
2012-08-15ENGR00180117 HDMI: No audio output in 1080P on some TVSandor Yu
Some TV support specific video mode that different with CEA standard, and it's pixel clock not comply CEA standard. But audio configuration paramter N and CTS should follow CEA standard. So audio may not work in these specific video mode. Filter video mode get from EDID, only keep standard CEA video mode in the modelist. Signed-off-by: Sandor Yu <R01008@freescale.com>
2012-08-14ENGR00219898 imx6 battery: fix coulomb data for power down systemRong Dian
fix battery coulomb data for power down system ,define low battery voltage for power down system is 3.42V Signed-off-by: Rong Dian <b38775@freescale.com>
2012-08-13ENGR00219173 V42L overlay Add back ground overlay supportYuxi Sun
Add back ground overlay support based on ipu device driver. Default using this driver instead of prp_vf driver for back ground overlay. when want using prp_vf back ground overlay, unselect ipu deviece overlay drivers and choose to build related driver as build-in. Signed-off-by: Yuxi Sun <b36102@freescale.com>
2012-08-13ENGR00216786-3 V4L2 output: Allocate DMA buffer from DMA zoneWayne Zou
Allocate DMA buffer from DMA zone, and the system can configure reserve dma size through proc fs file under /proc/sys/vm/lowmem_reserve_ratio. Signed-off-by: Wayne Zou <b36644@freescale.com>
2012-08-13ENGR00216786-2 IPU/FB: Allocate DMA buffer from DMA zoneWayne Zou
Allocate DMA buffer from DMA zone, and the system can configure reserve dma size through proc fs file under /proc/sys/vm/lowmem_reserve_ratio. Signed-off-by: Wayne Zou <b36644@freescale.com>
2012-08-13ENGR00216786-1 IPU: Allocate DMA buffer from DMA zone.Wayne Zou
Allocate DMA buffer from DMA zone, and the system can configure reserve dma zone size through proc fs file under /proc/sys/vm/lowmem_reserve_ratio. Signed-off-by: Wayne Zou <b36644@freescale.com>
2012-08-12ENGR00216259 caam: improve RNG4 initialization processSteve Cornelius
Early versions of this driver used a set of entropy generation parameters inherited from QorIQ devices. Those parameters were a hardcoded set based upon internally-suggested values, and worked well on QorIQ. However, for certain mx6 devices, oscillator values were found to be exceeding the upper limit, and so RNG instantiation was failing in those cases. This code improves initialization by (a) making sure the oscillator divider is set to a known value, and (b) converting the parameter selection to a symbolic compiler-generated form, instead of using embedded magic number constants. The calculation is now based on the definition of RNG4_ENT_CLOCKS_SAMPLE, which defaults to 1600 unless overridden by something. The lower limit is then set as /4, and the upper limit set to *8. Tested-by: Minnick Michael-B21710 <b21710@freescale.com> Signed-off-by: Steve Cornelius <steve.cornelius@freescale.com> Signed-off-by: Jason Liu <r64343@freescale.com>
2012-08-10ENGR00220038-2 fix Kconifg waringYuxi Sun
fix Kconfig waring of defaults for choice values not supported Signed-off-by: Yuxi Sun <b36102@freescale.com>
2012-08-10ENGR00180288 - FEC : Fix kernel dump about eth0Fugang Duan
Kernel dump when do wifi stress test with suspend and resume as below: eth0: tx queue full!. remove wake up source irq 103 PM: resume of devices complete after 348.934 msecs Restarting tasks ... done. ------------[ cut here ]------------ WARNING: at net/sched/sch_generic.c:255 dev_watchdog+0x284/0x2a8() NETDEV WATCHDOG: eth0 (fec): transmit queue 0 timed out Modules linked in: ar6000 [<8004482c>] (unwind_backtrace+0x0/0xf8) from [<80068cd0>] (warn_slowpath_common+0x4c/0x64) [<80068cd0>] (warn_slowpath_common+0x4c/0x64)from [<80068d7c>] (warn_slowpath_fmt+0x30/0x40) [<80068d7c>] (warn_slowpath_fmt+0x30/0x40) from [<803f0c50>] (dev_watchdog+0x284/0x2a8) [<803f0c50>] (dev_watchdog+0x284/0x2a8) from [<80074430>] (run_timer_softirq+0xec/0x214) [<80074430>] (run_timer_softirq+0xec/0x214) from [<8006e524>] (__do_softirq+0xac/0x140) [<8006e524>] (__do_softirq+0xac/0x140) from [<8006ea60>] (irq_exit+0x94/0x9c) [<8006ea60>] (irq_exit+0x94/0x9c) from [<80039240>] (do_local_timer+0x54/0x70) [<80039240>] (do_local_timer+0x54/0x70) from [<8003ea0c>] (__irq_svc+0x4c/0xe8) Exception stack(0x80a2bf68 to 0x80a2bfb0) bf60: 0000001f 80a3babc 80a2bfb0 00000000 80a2a000 80a7b8e4 bf80: 804befcc 80a3ee7c 1000406a 412fc09a 00000000 00000000 80a81440 80a2bfb0 bfa0: 8003fa64 8003fa68 60000013 ffffffff [<8003ea0c>] (__irq_svc+0x4c/0xe8) from [<8003fa68>] (default_idle+0x24/0x28) [<8003fa68>] (default_idle+0x24/0x28) from [<8003fc60>] (cpu_idle+0xbc/0xfc) [<8003fc60>] (cpu_idle+0xbc/0xfc) from [<80008878>] (start_kernel+0x258/0x29c) [<80008878>] (start_kernel+0x258/0x29c) from [<10008040>] (0x10008040) ---[ end trace 30671ac42e272c2d ]--- But ethernet and system still be alive. In sometime,the issue will cause system hang like "nfs: server 10.192.242.179 not responding, still trying". The root cause is tx buffer descriptors are not cleaned when ethernet resume back. Signed-off-by: Fugang Duan <B38611@freescale.com>
2012-08-10ENGR00220011-2 IPU: Show video to DP/fb0 when bootup, the color space incorrectWayne Zou
Show video to IPU DP/fb0 when bootup, the color space incorrect It needs to set the correct SRM_MODE when enable DP. Signed-off-by: Wayne Zou <b36644@freescale.com>
2012-08-10ENGR00220011-1 Revert ENGR00212529 show video to fb0, the color space incorrectWayne Zou
Revert ENGR00212529 MX6x show video to fb0 when bootup, the color space incorrect. Update IPU DP CSC setting should not change the DP FG window's position setting, it can be update when enabling IPU DP channel. Otherwise, it will appear NFB4EOF_ERR and flip irq timeout errors. Signed-off-by: Wayne Zou <b36644@freescale.com>
2012-08-10ENGR00212489-1 viv_GPU: add reserved memory account handler.Zhang Jiejing
the original low memory killer only take care of system memory accounting, but for so large shared memory occupy by GPU, and each process memory killer account become unfair, very large 3D game will not killed firstly if it going to background. Add this account to let real large memory user get killed if going to background eg, the "angry bird Space" will acquire 68,215,360 GPU memory for 1-6 toll-gate. The test show it can quicker recovery from memory shortage situation, since it's very like to be killed after add so much GPU memory for such 3D game. Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com> Acked-by: Lily Zhang
2012-08-10ENGR00219397-2 v4l2 overlay: make ipu device processing optional for overalyYuxi Sun
Add ipu device queue processing for overlay, and make it default. This will instead prp_viewfinder work flow in the most user case. Signed-off-by: Yuxi Sun <b36102@freescale.com>
2012-08-10ENGR00219397-1 v4l2 overlay: Add foreground overlay support based on ipu deviceYuxi Sun
Replace CSI_PRP_VF_MEM channel with CSI_MEM, then using ipu device to do the processing or directly send to framebuffer if no processing need to be perform. Add the foreground overlay driver file name ipu_fg_overlay_sdc.c correspondding to the former ipu_prp_vf_sdc.c Discard the cam->vf_rotation parametter when uing the ipu device for processing in the overlay, share the cam->rotation parametter with pp. Signed-off-by: Yuxi sun <b36102@freescale.com>
2012-08-09ENGR00215952 HDMI:'PHY PLL not locked' messages during bootSandor Yu
If using mxcfb1 for HDMI display, it will print 'PHY PLL not locked'. Fixed it with setting HDMI default to blank state. Signed-off-by: Sandor Yu <R01008@freescale.com>
2012-08-09ENGR00219837-1 HDMI: Add HDMI_SDMA support for RIGEL TO1.1Chen Liangjun
In RIGEL TO1.1, the same HDMI_SDMA fix is introduced as ARIK TO1.2. Add support for RIGEL TO1.1 for HDMI_SDMA functionality. In this patch: 1.Add hdmi_SDMA_check() interface to judge whether MX6 chip support HDMI_SDMA. 2.Replace mx6q_version() check with hdmi_SDMA_check() to support both ARIK To1.2 and RIGEL TO1.1. Signed-off-by: Chen Liangjun <b36089@freescale.com>
2012-08-09ENGR00217946 VPU kernel driver: fix suspend/resume i.MX6DL hang issueHongzhang Yang
Bug: VPU easily hang during suspend/resume standby mode i.MX6Q/i.MX6DL Fix: standby mode doesn't power off/on PU but changes voltage instead, thus VPU requires a reset cause there's always chance some cell is on unstable state after voltage change suspend/resume DSM is OK because it power off/on PU and probably there is a power-on-reset sequence embedded in SOC Signed-off-by: Hongzhang Yang <Hongzhang.Yang@freescale.com>
2012-08-07ENGR00219501 - FEC : Enable puase frame flowFugang Duan
ENET pause frame has two issues (ticket TKT116501): 1. RX status fifo full. 2. XOFF has higher priority than XON when both XOFF and XON have pending request. Both of the issues can cause RX FIFO overruns when RX bandwidth is over 120Mbps. The issue has been fixed on Rigel TO1.1 and Arik TO1.2. Pause frame has been enabled to avoid the overrun issue. Signed-off-by: Fugang Duan <B38611@freescale.com>
2012-08-07ENGR00219024 [EPDC]Fix EPDC resume failure.Anson Huang
Need to enable both axi and pix clock before doing EPDC reset, or the hardware reset will fail, which will result in dead loop of EPDC resume function, and block system resume. Signed-off-by: Anson Huang <b20788@freescale.com>
2012-08-06ENGR00217318-3 flexcan: only enter stop mode when device is upDong Aisheng
The flexcan is still in disable mode during suspend if it's still not up. We do not need to enter stop mode if find the device is not up since the stop mode does not work well in disable mode(remote wakeup does not work). Using disable mode for suspend if it's not up. Signed-off-by: Dong Aisheng <b29396@freescale.com>
2012-08-06ENGR00217318-2 flexcan: create abstract api to enter and exit stop modeDong Aisheng
Clean up duplicated code and hide the details of enter/exit stop mode into API. Signed-off-by: Dong Aisheng <b29396@freescale.com>
2012-08-06ENGR00217318-1 flexcan: exit stop mode when resumeDong Aisheng
Currently flexcan only exits stop mode by remote wakeup, if system resumes normally, the flexcan may still in stop mode and can not work anymore. Change to also exit stop mode during normal resume in case system is not remote wakeup by flexcan. Signed-off-by: Dong Aisheng <b29396@freescale.com>
2012-08-06ENGR00219164: caam: limit AXI pipeline depth = 1 on mx6 for errataSteve Cornelius
This patch limits AXI pipeline depth to 1 as a workaround for errta TKT134813, the write concurrency problem on mx6. Signed-off-by: Steve Cornelius <steve.cornelius@freescale.com> Signed-off-by: Terry Lv <r65388@freescale.com>
2012-08-03serial: Fix wakeup init logic to speed up startupSimon Glass
The synchronize_rcu() call resulting from making every serial driver wake-up capable (commit b3b708fa) slows boot down on my Tegra2x system (with CONFIG_PREEMPT disabled). But this is avoidable since it is the device_set_wakeup_enable() and then subsequence disable which causes the delay. We might as well just make the device wakeup capable but not actually enable it for wakeup until needed. Effectively the current code does this: device_set_wakeup_capable(dev, 1); device_set_wakeup_enable(dev, 1); device_set_wakeup_enable(dev, 0); We can just drop the last two lines. Before this change my boot log says: [ 0.227062] Serial: 8250/16550 driver, 4 ports, IRQ sharing disabled [ 0.702928] serial8250.0: ttyS0 at MMIO 0x70006040 (irq = 69) is a Tegra after: [ 0.227264] Serial: 8250/16550 driver, 4 ports, IRQ sharing disabled [ 0.227983] serial8250.0: ttyS0 at MMIO 0x70006040 (irq = 69) is a Tegra for saving of 450ms. Suggested-by: Rafael J. Wysocki <rjw@sisk.pl> Acked-by: Rafael J. Wysocki <rjw@sisk.pl> Signed-off-by: Simon Glass <sjg@chromium.org> Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de> Signed-off-by: Huang Shijie <b32955@freescale.com>
2012-08-03ENGR00219360 SDMA: clean build warningChen Liangjun
Clean build warning: drivers/dma/imx-sdma.c: In function 'sdma_config_channel': drivers/dma/imx-sdma.c:763: warning: unused variable 'data' Signed-off-by: Chen Liangjun <b36089@freescale.com>
2012-08-03ENGR00219191: mmc: esdhc: escape BROKEN_ADMA quirk on mx6dl TO 1.1 chipsRyan QIAN
- On mx6dl TO 1.1, adma now can work when ahb bus frequency is low like 24Mhz. Note: hw issue number:TKT093233 Signed-off-by: Ryan QIAN <b32804@freescale.com>
2012-08-02ENGR00219160 SDMA: replace SDMA LOOP/NORMAL type with enum structChen Liangjun
For common DMA enguine, only slave_sg mode and cyclic mode is support. However, SDMA can meet more kinds of DMA operation mode requirement. The origin flags NORMAL and LOOP can no longer satisfy SDMA user's need. In this patch, 1 Construct a new enum sdma_mode to declare more kind of SDMA modes. This new variable would replace the old flags. 2 Init sdma_mode to unvalid every time allocating a SDMA channel to avoid last SDMA channel configuration's impact. Signed-off-by: Chen Liangjun <b36089@freescale.com>
2012-08-02ENGR00219153 HDMI: Remove enable/disable_pins in blank/unblank functionSandor Yu
HDMI enable/disable_pins setting HDMI DDC enable, but the pins confilct with I2C2 bus on board design, so only HDCP function is enable the function can been called. Remove enable/disable_pins in blank/unblank function to make sure I2C2 bus can work when HDCP disable. Signed-off-by: Sandor Yu <R01008@freescale.com>
2012-08-01ENGR00218810-2 [Thermal]Add thermal alarm functionAnson Huang
1. Current thermal framework use delayed work to update temperature, but delayed work may be blocked if system is busy with the high priority task, which will cause the thermal protect function not working in time, so we need to add alarm function, when temperature reach the critical point, the alarm function will generate an interrupt to reboot system. 2. No need to read 5 times of sensor value, read once is enough. Signed-off-by: Anson Huang <b20788@freescale.com>
2012-07-30ENGR00218824 VPU: revert ENGR00217123 about VPU regulatorRobin Gong
Two reason: 1. VPU regulator is not enough stable,sometimes will cause system hang 2. GPU regulator is not ready, because GPU/VPU share PU LDO, so revert the patch firstly. Signed-off-by: Robin Gong <B38343@freescale.com>
2012-07-30ENGR00218774 ESAI ASRC: fix multi channel p2pplayback bugChen Liangjun
ASRC driver would configure ASRC as ideal ratio mode for p2p playback. However, multi channel convert can't work well with ideal ratio mode. In this patch, change ASRC p2p playbck mode to internal ratio mode to better support multi channel p2p playback. Signed-off-by: Chen Liangjun <b36089@freescale.com>
2012-07-30ENGR00218013-3 SDMA:Add support for HDMI_SDMAChen Liangjun
1 Add support for HDMI_SDMA config. 2 Add support for HDMI_SDMA interrupt handler. Signed-off-by: Chen Liangjun <b36089@freescale.com>
2012-07-27ENGR00218624 ASRC: set dma_data to 0 before config SDMAChen Liangjun
To allocate an SDMA channel, imx_dma_data struct is need. However, if the member dma_request_p2p is not set to 0 before configuration, SDMA driver would treat the channel as p2p(periphal to periphal) DMA and set SDMA channel context in p2p way. In the worst case, SDMA would access some unexisted address cause of mis configuration above and thus cause kernel panic or hang. In this patch, set imx_dma_data struct to 0 once it is allocated from stack. Signed-off-by: Chen Liangjun <b36089@freescale.com>
2012-07-27ENGR00182743-4 V4L2 output: Add non-interleaved YUV444 pixel format supportWayne Zou
Add non-interleaved YUV444 pixel format IPU_PIX_FMT_YUV444P support Signed-off-by: Wayne Zou <b36644@freescale.com>
2012-07-27ENGR00182743-3 FB MXC: Add non-interleaved YUV444 pixel format supportWayne Zou
Add non-interleaved YUV444 pixel format IPU_PIX_FMT_YUV444P support Signed-off-by: Wayne Zou <b36644@freescale.com>
2012-07-27ENGR00182743-2 IPU: Add non-interleaved YUV444 pixel format supportWayne Zou
Add non-interleaved YUV444 pixel format IPU_PIX_FMT_YUV444P support Signed-off-by: Wayne Zou <b36644@freescale.com>
2012-07-27ENGR00218579-2 Update dynamically change GPU clock implementationLoren Huang
It fixed the issue which causes gpu driver can't enter suspend and idle mode. Signed-off-by: Loren Huang <b02279@freescale.com> Acked-by: Lily Zhang
2012-07-27ENGR00218579-1 Update dynamically change GPU clock implementationLoren Huang
This patch from vivante. It fixed the stress test failure issue by disabling all internal clock before clock updating. Signed-off-by: Loren Huang <b02279@freescale.com> Acked-by: Lily Zhang
2012-07-27ENGR00214565 MX6x, IPUv3: Display lack last horizontal pixelSandor Yu
Update IPU micro code to show the last horizontal line pixel. Signed-off-by: Sandor Yu <R01008@freescale.com>
2012-07-27ENGR00218412-2 OV5642:Power down after checking dev idLiu Ying
This patch powers down camera after checking camera device id to save power. Signed-off-by: Liu Ying <Ying.Liu@freescale.com> (cherry picked from commit eb280a7182cd8c71d698b57a720447f9d9b1174a)
2012-07-27ENGR00218412-1 OV5640 mipi:Power down after checking dev idLiu Ying
This patch powers down camera after checking camera device id to save power. Signed-off-by: Liu Ying <Ying.Liu@freescale.com> (cherry picked from commit a73b70b3d425825b4f4ba99c4c38c23bde227a9a)
2012-07-26ENGR00215520-04 Mx6:USB host: USB Host1 modulizationmake shi
Disable the host wakeup and put phy to low power mode When the module be removed, and the requested pre irq should be free. Signed-off-by: make shi <b15407@freescale.com>
2012-07-26ENGR00217633 Add force contiguous memory pool in gpu driverRichard Liu
Add force contiguous memory pool in gpu driver Signed-off-by: Richard Liu <r66033@freescale.com> Acked-by: Lily Zhang
2012-07-26ENGR00215346: mmc: esdhc: change to use sdma instead of adma due to ic limit.Ryan QIAN
Due to ic issue, adma2 failed to work when ahb freq is slow (<50Mhz), while SDMA does not have issue. workaround: - use SDMA instead. performance comparison between SDMA & ADMA: | | SDMA | ADMA | --------------------------------------------------------------------- | wifi downlink* | ~38Mbps | ~38Mbps | | memory card** | ~20MBps(r)/~4MBps(w) | ~20MBps(r)/~9MBps(w) | * wifi downlink throughput is tested by iperf in open air. ** writing performance for SDMA is much slower than ADMA, it might be an issue which needs further investigation. Signed-off-by: Ryan QIAN <b32804@freescale.com>
2012-07-26ENGR00218274 CPUFREQ: fix conservative governor bugLin Fuzhen
When system not boot up all cores, such as adding max_cpus=n, n<NR_CPUS, then the conservative governor will increase the cpu frequncy to the highest freq and never get to down. Signed-off-by: Lin Fuzhen <fuzhen.lin@freescale.com>
2012-07-25ENGR00182061-4 MXC v4l2 capture:Remove inappropriate msleep codeLiu Ying
msleep() after camera power down should not be called in mxc v4l2 capture core code. Instead, this should be handled by camera power down function. Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
2012-07-25ENGR00182061-2 OV5640 mipi camera:Check dev id before registerLiu Ying
This patch checks camera device id via i2c bus before register v4l2 internal device. Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
2012-07-25ENGR00182061-1 OV5642 camera:Check dev id before registerLiu Ying
This patch checks camera device id via i2c bus before register v4l2 internal device. Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
2012-07-25ENGR00218070 imx6 battery: fix charger led first wrong indication statusRong Dian
because boot time gap between led framwork and battery driver init,when system boots with charger attatched, charger led framwork loses the first charger online event,add once extra power_supply_changed can fix this issure Signed-off-by: Rong Dian <b38775@freescale.com>
2012-07-25ENGR00217936-02 mmc: esdhc: fix unknown controller version for usdhcRyan QIAN
- Add cpu_is_mx6dq, cpu_is_mx6dl to strengthen the condition. Note: mx6sl has no such issue because it's fixed by IC, in other word, mx6sl aligns with sdhc specification. Signed-off-by: Ryan QIAN <b32804@freescale.com>