| Age | Commit message (Collapse) | Author |
|---|
|
Add support for 8-bit and 10-bit grayscale data on CSI interface
(non-tested yet).
Signed-off-by: Yauhen Kharuzhy <y.kharuzhy@sam-solutions.net>
Signed-off-by: Christian Hemp <c.hemp@phytec.de>
|
|
Add deinterlace frame rate double flags for ipu header file
Signed-off-by: Wayne Zou <b36644@freescale.com>
|
|
Define IPU_PIX_FMT_YUV444P macro for non-interleaved YUV444 pixel format
Signed-off-by: Wayne Zou <b36644@freescale.com>
|
|
VPU needs 4K align buffer address for tiled format data output.
Use this macro for IPU/V4L2/Apps to calculate the frame/field size.
Signed-off-by: Wayne Zou <b36644@freescale.com>
|
|
Add tiled format macros: IPU_PIX_FMT_TILED_NV12 and
IPU_PIX_FMT_TILED_NV12F
Signed-off-by: Wayne Zou <b36644@freescale.com>
|
|
1. no dma alloc for rot buf every time which will cost time.
2. fix split mode condition.
3. export some functions.
This patch for common head file.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
Currently we do not support split mode with rotation.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
for include/linux/ipu.h.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
IPU's IC/IRT/VDI modules provide resizing/CSC/combination/de-interlacing
support, this patch make all these features into one processing driver.
A struct ipu_task is the interface between user and this driver, user
just need fill his task struct and queue it through ioctl, then wait
ipu hardware finish its job (now only support BLOCKING operation, not
support NO_BLOCK operation).
Pls refer to inlcude/linux/ipu.h for structure information and unit test
for usage.
This patch is for header file change.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
1.add VYU444 fmt to support Sii902x hdmi yuv format
2.make pixel clock from internal ipu clock more accurate
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
Head files changes for mult ipu and dispdrv.
Signed-off-by: Jason Chen <jason.chen@freescale.com>
|
|
This patch supports IPUv3 triple buffer.
Only channel 23, 27 and 28 are tested.
Test was done on MX51 BBG and MX53 SMD.
IPUv1 interface is changed accordingly
to pass building.
Signed-off-by: Liu Ying <Ying.Liu@freescale.com>
(cherry picked from commit 73ef4408712acfee2d132f73555085a61be7b17c)
|
|
If you disable display, the display port's pin may keep high voltage which
may cause power leakage. Fix this issue by make all pin go into low level
after display disable.
Signed-off-by: Jason Chen <b02280@freescale.com>
|
|
Add ipu tve header file
Signed-off-by: Frank Li <Frank.Li@freescale.com>
|
