From 4cefbf217d0bf6efa6ed4a67b3fc76374eaca292 Mon Sep 17 00:00:00 2001 From: Minjie Zhuang Date: Fri, 6 Sep 2019 16:32:27 +0800 Subject: arm64: dts: imx8qm/imx8qxp: Add GPU devices for 8QM/8QXP Add gpu in device tree: arm64/boot/dts/freescale/imx8-ss-gpu0.dtsi arm64/boot/dts/freescale/imx8-ss-gpu1.dtsi arm64/boot/dts/freescale/imx8qm-mek.dts arm64/boot/dts/freescale/imx8qm-ss-gpu.dtsi arm64/boot/dts/freescale/imx8qm.dtsi arm64/boot/dts/freescale/imx8qxp-ss-gpu.dtsi arm64/boot/dts/freescale/imx8qxp.dtsi Signed-off-by: Minjie Zhuang --- arch/arm64/boot/dts/freescale/imx8-ss-gpu1.dtsi | 31 +++++++++++++++++++++++++ 1 file changed, 31 insertions(+) create mode 100644 arch/arm64/boot/dts/freescale/imx8-ss-gpu1.dtsi (limited to 'arch/arm64/boot/dts/freescale/imx8-ss-gpu1.dtsi') diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-gpu1.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-gpu1.dtsi new file mode 100644 index 000000000000..0e84e5199a8f --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8-ss-gpu1.dtsi @@ -0,0 +1,31 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2019 NXP + * Dong Aisheng + */ + +#include + +gpu1_subsys: bus@54100000 { + compatible = "simple-bus"; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x54100000 0x0 0x54100000 0x40000>, + <0x80000000 0x0 0x80000000 0x80000000>, + <0x0 0x0 0x0 0x10000000>; + + gpu_3d1: gpu@54100000 { + compatible = "fsl,imx8-gpu"; + reg = <0x54100000 0x40000>; + interrupts = ; + clocks = <&clk IMX_SC_R_GPU_1_PID0 IMX_SC_PM_CLK_PER>, + <&clk IMX_SC_R_GPU_1_PID0 IMX_SC_PM_CLK_MISC>; + clock-names = "core", "shader"; + assigned-clocks = <&clk IMX_SC_R_GPU_1_PID0 IMX_SC_PM_CLK_PER>, + <&clk IMX_SC_R_GPU_1_PID0 IMX_SC_PM_CLK_MISC>; + assigned-clock-rates = <800000000>, <1000000000>; + fsl,sc_gpu_pid = ; + power-domains = <&pd IMX_SC_R_GPU_1_PID0>; + status = "disabled"; + }; +}; -- cgit v1.2.3