1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
|
/*
* Copyright (C) 2015 Freescale Semiconductor, Inc. All Rights Reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the license, or
* (at your option) any later version.
*
* This program is distributed in teh hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#include <linux/linkage.h>
#define PM_INFO_PM_INFO_SIZE_OFFSET 0x0
#define PM_INFO_TTBR_OFFSET 0x4
#define PM_INFO_MMDC_V_OFFSET 0x8
#define PM_INFO_IOMUXC_V_OFFSET 0xc
#define PM_INFO_CCM_V_OFFSET 0x10
#define PM_INFO_L2_V_OFFSET 0x14
#define PM_INFO_ANATOP_V_OFFSET 0x18
#define PM_INFO_IO_NUM_OFFSET 0x1c
#define PM_INFO_IO_VAL_OFFSET 0x20
#define MX6Q_MMDC_MAPSR 0x404
#define MX6Q_MMDC_MPDGCTRL0 0x83c
.global mx6sl_lpm_wfi_start
.global mx6sl_lpm_wfi_end
.macro pll_do_wait_lock
1:
ldr r7, [r10, r8]
ands r7, #0x80000000
beq 1b
.endm
.macro ccm_do_wait
2:
ldr r7, [r10, #0x48]
cmp r7, #0x0
bne 2b
.endm
.macro ccm_enter_idle
ldr r10, [r0, #PM_INFO_CCM_V_OFFSET]
/*
* if in audio_bus_freq_mode, skip to
* audio_mode low power setting.
*/
cmp r1, #0x1
beq audio_mode
/*
* Now set DDR rate to 1MHz.
* DDR is from bypassed PLL2 on periph2_clk2 path.
* Set the periph2_clk2_podf to divide by 8.
*/
ldr r6, [r10, #0x14]
orr r6, r6, #0x07
str r6, [r10, #0x14]
/* Now set MMDC PODF to divide by 3. */
ldr r6, [r10, #0x14]
bic r6, r6, #0x38
orr r6, r6, #0x10
str r6, [r10, #0x14]
ccm_do_wait
/* Set the AHB to 3MHz. AXI to 3MHz. */
ldr r6, [r10, #0x14]
/*r12 stores the origin AHB podf value */
mov r12, r6
orr r6, r6, #0x1c00
orr r6, r6, #0x70000
str r6, [r10, #0x14]
ccm_do_wait
/* Now set ARM to 24MHz.
* Move ARM to be sourced from step_clk
* after setting step_clk to 24MHz.
*/
ldr r6, [r10, #0x0c]
bic r6, r6, #0x100
str r6, [r10, #0xc]
/*Now pll1_sw_clk to step_clk */
ldr r6, [r10, #0x0c]
orr r6, r6, #0x4
str r6, [r10, #0x0c]
/* Bypass PLL1 and power it down */
ldr r10, [r0, #PM_INFO_ANATOP_V_OFFSET]
ldr r6, =(1 << 16)
orr r6, r6, #0x1000
str r6, [r10, #0x04]
/*
* Set the ARM PODF to divide by 8.
* IPG is at 1.5MHz here, we need ARM to
* run at the 12:5 ratio (WAIT mode issue).
*/
ldr r10, [r0, #PM_INFO_CCM_V_OFFSET]
ldr r11, [r10, #0x10]
ldr r6, =0x07
str r6, [r10, #0x10]
ccm_do_wait
b ccm_idle_done
audio_mode:
/*
* MMDC is sourced from pll2_200M.
* Set the mmdc_podf to div by 8
*/
ldr r10, [r0, #PM_INFO_CCM_V_OFFSET]
ldr r6, [r10, #0x14]
orr r6, r6, #0x38
str r6, [r10, #0x14]
ccm_do_wait
/*
* ARM is sourced from pll2_pfd2_400M here.
* switch ARM to bypassed PLL1
*/
ldr r10, [r0, #PM_INFO_CCM_V_OFFSET]
ldr r6, [r10, #0x0c]
bic r6, r6, #0x4
str r6, [r10, #0xc]
/*
* set the arm_podf to divide by 3
* as IPG is at 4MHz, we cannot run
* arm clk above 9.6MHz when system
* enter WAIT mode
*/
ldr r11, [r10, #0x10]
ldr r6, =0x2
str r6, [r10, #0x10]
ccm_do_wait
ccm_idle_done:
.endm
.macro ccm_exit_idle
/*
* If in audio_bus_freq_mode, skip to
* audio_mode ccm restore.
*/
cmp r1, #0x1
beq audio_ccm_restore
ldr r10, [r0, #PM_INFO_ANATOP_V_OFFSET]
/* Power up PLL1 and un-bypass it. */
ldr r6, =(1 << 12)
str r6, [r10, #0x08]
/* Wait for PLL1 to relock */
ldr r8, =0x0
pll_do_wait_lock
ldr r6, =(1 << 16)
str r6, [r10, #0x08]
ldr r10, [r0, #PM_INFO_CCM_V_OFFSET]
/* Set PLL1_sw_clk back to PLL1 */
ldr r6, [r10, #0x0c]
bic r6, r6, #0x4
str r6, [r10, #0x0c]
/* Restore AHB/AXI back */
str r12, [r10, #0x14]
ccm_do_wait
/* restore mmdc back to 24MHz*/
ldr r6, [r10, #0x14]
bic r6, r6, #0x3f
str r6, [r10, #0x14]
ccm_do_wait
b ccm_exit_done
audio_ccm_restore:
/* move arm clk back to pll2_pfd2_400M */
ldr r6, [r10, #0xc]
orr r6, r6, #0x4
str r6, [r10, #0xc]
/* restore mmdc podf */
ldr r10, [r0, #PM_INFO_CCM_V_OFFSET]
ldr r6, [r10, #0x14]
bic r6, r6, #0x38
orr r6, #0x8
str r6, [r10, #0x14]
ccm_do_wait
ccm_exit_done:
.endm
.macro check_pll_state
ldr r10, [r0, #PM_INFO_ANATOP_V_OFFSET]
/*
* Check whether any PLL is enabled, as only when
* there is no PLLs enabled, 2p5 can be off and
* only enable the weak one. PLL1 will be powered
* down late, so no need to check PLL1 state.
*/
/* sys PLL2 */
ldr r6, [r10, #0x30]
ands r6, r6, #(1 << 31)
bne 1f
/* usb PLL3 */
ldr r6, [r10, #0x10]
ands r6, r6, #(1 << 31)
bne 1f
/* audio PLL4 */
ldr r6, [r10, #0x70]
ands r6, r6, #(1 << 31)
bne 1f
/* video PLL5 */
ldr r6, [r10, #0xa0]
ands r6, r6, #(1 << 31)
bne 1f
/* enet PLL6 */
ldr r6, [r10, #0xe0]
ands r6, r6, #(1 << 31)
bne 1f
/* usb host PLL7 */
ldr r6, [r10, #0x20]
ands r6, r6, #(1 << 31)
bne 1f
ldr r4, =0x1
b check_done
1:
ldr r4, =0x0
check_done:
.endm
.macro anatop_enter_idle
ldr r10, [r0, #PM_INFO_ANATOP_V_OFFSET]
cmp r4, #0x0
beq anatop_enter_done
/* Disable 1p1 brown out. */
ldr r10, [r0, #PM_INFO_ANATOP_V_OFFSET]
ldr r6, [r10, #0x110]
bic r6, r6, #0x2
str r6, [r10, #0x110]
/*
* Set the OSC bias current to -37.5%
* to drop the power on VDDHIGH.
*/
ldr r6, [r10, #0x150]
orr r6, r6, #0xc000
str r6, [r10, #0x150]
/*
* if the usb VBUS wakeup is enabled, skip
* disable main 2p5.
*/
cmp r2, #0x1
beq anatop_enter_done
/* Enable the week 2p5 */
ldr r6, [r10, #0x130]
orr r6, r6, #0x40000
str r6, [r10, #0x130]
/* Disable main 2p5. */
ldr r6, [r10, #0x130]
bic r6, r6, #0x1
str r6, [r10, #0x130]
/*
* Cannot diable regular bandgap
* in LDO-enable mode. The bandgap
* is required for ARM-LDO to regulate
* the voltage.
*/
ldr r6, [r10, #0x140]
and r6, r6, #0x1f
cmp r6, #0x1f
bne anatop_enter_done
/* Enable low power bandgap */
ldr r6, [r10, #0x260]
orr r6, r6, #0x20
str r6, [r10, #0x260]
/*
* Turn off the bias current
* from the regular bandgap.
*/
ldr r6, [r10, #0x260]
orr r6, r6, #0x80
str r6, [r10, #0x260]
/*
* Clear the REFTTOP+SELFBIASOFF,
* self_bais circuit of the band gap.
* Per RM, should be cleared when
* band gap is powered down.
*/
ldr r6, [r10, #0x150]
bic r6, r6, #0x8
str r6, [r10, #0x150]
/* Power down the regular bandgap */
ldr r6, [r10, #0x150]
orr r6, r6, #0x1
str r6, [r10, #0x150]
anatop_enter_done:
.endm
.macro anatop_exit_idle
ldr r10, [r0, #PM_INFO_ANATOP_V_OFFSET]
cmp r4, #0x0
beq skip_anatop_restore
cmp r2, #0x1
beq ldo2p5_not_disabled
/*
* Regular bandgap will not be disabled
* in LDO-enabled mode as it is required
* for ARM-LDO to reguulate the voltage.
*/
ldr r6, [r10, #0x140]
and r6, r6, #0x1f
cmp r6, #0x1f
bne skip_bandgap_restore
/* Power up the regular bandgap */
ldr r6, [r10, #0x150]
bic r6, r6, #0x1
str r6, [r10, #0x150]
/* wait for bandgap stable */
3:
ldr r6, [r10, #0x150]
and r6, r6, #0x80
cmp r6, #0x80
bne 3b
/* now disable bandgap self-bias circuit */
ldr r6, [r10, #0x150]
orr r6, r6, #0x8
str r6, [r10, #0x150]
/* Turn on the bias current
* from the regular bandgap.
*/
ldr r6, [r10, #0x260]
bic r6, r6, #0x80
str r6, [r10, #0x260]
/* Disable the low power bandgap */
ldr r6, [r10, #0x260]
bic r6, r6, #0x20
str r6, [r10, #0x260]
skip_bandgap_restore:
/* Enable main 2p5. */
ldr r6, [r10, #0x130]
orr r6, r6, #0x1
str r6, [r10, #0x130]
/* Ensure the 2p5 is up */
5:
ldr r6, [r10, #0x130]
and r6, r6, #0x20000
cmp r6, #0x20000
bne 5b
/* Disable the weak 2p5 */
ldr r6, [r10, #0x130]
bic r6, r6, #0x40000
str r6, [r10, #0x130]
ldo2p5_not_disabled:
/*
* Set the OSC bias current to max
* value for normal operation.
*/
ldr r6, [r10, #0x150]
bic r6, r6, #0xc000
str r6, [r10, #0x150]
/* Enable 1p1 brown out, */
ldr r6, [r10, #0x110]
orr r6, r6, #0x2
str r6, [r10, #0x110]
skip_anatop_restore:
.endm
.macro disable_l1_dcache
/* disable d-cache */
mrc p15, 0, r7, c1, c0, 0
bic r7, r7, #(1 << 2)
mcr p15, 0, r7, c1, c0, 0
dsb
isb
.endm
.macro mmdc_enter_dvfs_mode
/* disable automatic power saving. */
ldr r7, [r10, #MX6Q_MMDC_MAPSR]
orr r7, r7, #0x1
str r7, [r10, #MX6Q_MMDC_MAPSR]
/* disable power down timer */
ldr r7, [r10, #0x04]
bic r7, r7, #0xff00
str r7, [r10, #0x04]
/* Make the DDR explicitly enter self-refresh. */
ldr r7, [r10, #MX6Q_MMDC_MAPSR]
orr r7, r7, #(1 << 21)
str r7, [r10, #MX6Q_MMDC_MAPSR]
poll_dvfs_set:
ldr r7, [r10, #MX6Q_MMDC_MAPSR]
ands r7, r7, #(1 << 25)
beq poll_dvfs_set
/* set SBS step-by step mode */
ldr r7, [r10, #0x410]
orr r7, r7, #0x100
str r7, [r10, #0x410]
.endm
.macro resume_mmdc
/* restore MMDC IO */
ldr r10, [r0, #PM_INFO_IOMUXC_V_OFFSET]
ldr r6, [r0, #PM_INFO_IO_NUM_OFFSET]
ldr r7, =PM_INFO_IO_VAL_OFFSET
add r7, r7, r0
6:
ldr r8, [r7], #0x4
ldr r9, [r7], #0x4
str r9, [r10, r8]
subs r6, r6, #0x1
bne 6b
/*
* Need to reset the FIFO to avoid MMDC lockup
* caused because of floating/changing the
* configuration of many DDR IO pads.
*/
ldr r10, [r0, #PM_INFO_MMDC_V_OFFSET]
/* reset read FIFO, RST_RD_FIFO */
ldr r7, =MX6Q_MMDC_MPDGCTRL0
ldr r6, [r10, r7]
orr r6, r6, #(1 << 31)
str r6, [r10, r7]
7:
ldr r6, [r10, r7]
ands r6, r6, #(1 << 31)
bne 7b
/* reset FIFO a second time */
ldr r7, =MX6Q_MMDC_MPDGCTRL0
ldr r6, [r10, r7]
orr r6, r6, #(1 << 31)
str r6, [r10, r7]
8:
ldr r6, [r10, r7]
ands r6, r6, #(1 <<31)
bne 8b
ldr r10, [r0, #PM_INFO_MMDC_V_OFFSET]
/* Let DDR out of self-refresh */
ldr r7, [r10, #MX6Q_MMDC_MAPSR]
bic r7, r7, #(1 << 21)
str r7, [r10, #MX6Q_MMDC_MAPSR]
9:
ldr r7, [r10, #MX6Q_MMDC_MAPSR]
ands r7, r7, #(1 << 25)
bne 9b
/* enable power down timer */
ldr r7, [r10, #0x04]
orr r7, r7, #0x5500
str r7, [r10, #0x04]
/* enable DDR auto power saving */
ldr r7, [r10, #MX6Q_MMDC_MAPSR]
bic r7, r7, #0x1
str r7, [r10, #MX6Q_MMDC_MAPSR]
/* Clear SBS - unblock DDR accesses */
ldr r7, [r10, #0x410]
bic r7, r7, #0x100
str r7, [r10, #0x410]
.endm
.macro tlb_set_to_ocram
/* save ttbr */
mrc p15, 0, r7, c2, c0, 1
str r7, [r0, #PM_INFO_TTBR_OFFSET]
/*
* To ensure no page table walks occur in DDR, we
* have a another page table stored in IRAM that only
* contains entries pointing to IRAM, AIPS1 and AIPS2.
* we need to set the TTBR1 to the new IRAM TLB.
* Do the following steps:
* 1. Flush the Branch Target Address Cache (BTAC)
* 2. Set TTBR1 to point to the IRAM page table.
* 3. Disable page table walks in TTBR0 (PD0 = 1)
* 4. Set TTBR0.N=1, implying 0-2G is transslated by TTBR0
* and 2-4G is translated by TTBR1.
*/
ldr r6, =iram_tlb_phys_addr
ldr r7, [r6]
/* Disable Branch Prediction, Z bit in SCTLR */
mrc p15, 0, r6, c1, c0, 0
bic r6, r6, #0x800
mcr p15, 0, r6, c1, c0, 0
/* Flush the BTAC. */
ldr r6, =0x0
mcr p15, 0, r6, c7, c1, 6
dsb
isb
/* store the IRAM table in TTBR1 */
mcr p15, 0, r7, c2, c0, 1
/* Read TTBCR and set PD0=1, N=1 */
mrc p15, 0, r6, c2, c0, 2
orr r6, r6, #0x11
mcr p15, 0, r6, c2, c0, 2
dsb
isb
/* Flush the TLB */
ldr r6, =0x0
mcr p15, 0, r6, c8, c3, 0
.endm
.macro tlb_back_to_ddr
/* Restore the TTBCR */
dsb
isb
/* Read TTBCR and set PD0=0, N=0 */
mrc p15, 0, r6, c2, c0, 2
bic r6, r6, #0x11
mcr p15, 0, r6, c2, c0, 2
/* Flush the TLB */
ldr r6, =0x0
mcr p15, 0, r6, c8, c3, 0
dsb
isb
/* Enable Branch Prediction, Z bit in SCTLR. */
mrc p15, 0, r6, c1, c0, 0
orr r6, r6, #0x800
mcr p15, 0 ,r6, c1, c0, 0
/* Flush the Branch Target Address Cache (BTAC) */
ldr r6, =0x0
mcr p15, 0, r6, c7, c1, 6
/* Restore ttbr */
ldr r7, [r0, #PM_INFO_TTBR_OFFSET]
mcr p15, 0, r7, c2, c0, 1
.endm
.extern iram_tlb_phys_addr
/*
* imx6sl_low_power_wfi code
* r0: wfi code base address
* r1: audio_bus_freq mode stat
* r2: vbus_ldo status
* r4: used for store the PLLs state
* r11: used for saving the ARM_PODF origin value
* r12: used for saving AHB_PODF origin value
*/
.align 3
ENTRY(imx6sl_low_power_idle)
mx6sl_lpm_wfi_start:
push {r4-r12}
tlb_set_to_ocram
disable_l1_dcache
#ifdef CONFIG_CACHE_L2X0
/* sync L2 */
ldr r10, [r0, #PM_INFO_L2_V_OFFSET]
/* Wait for background operations to complete. */
wait_for_l2_idle:
ldr r6, [r10, #0x730]
cmp r6, #0x0
bne wait_for_l2_idle
mov r6, #0x0
str r6, [r10, #0x730]
/* disable L2 */
str r6, [r10, #0x100]
dsb
isb
#endif
/* make sure MMDC in self-refresh */
ldr r10, [r0, #PM_INFO_MMDC_V_OFFSET]
mmdc_enter_dvfs_mode
/* save DDR IO settings and set to LPM mode*/
ldr r10, [r0, #PM_INFO_IOMUXC_V_OFFSET]
ldr r6, =0x0
ldr r7, [r0, #PM_INFO_IO_NUM_OFFSET]
ldr r8, =PM_INFO_IO_VAL_OFFSET
add r8, r8, r0
/* imx6sl's last 3 IOs need special setting */
sub r7, r7, #0x3
save_and_set_mmdc_io_lpm:
ldr r9, [r8], #0x4
ldr r5, [r10, r9]
str r6, [r10, r9]
str r5, [r8], #0x4
subs r7, r7, #0x1
bne save_and_set_mmdc_io_lpm
ldr r6, =0x1000
ldr r9, [r8], #0x4
ldr r5, [r10, r9]
str r5, [r8], #0x4
str r6, [r10, r9]
ldr r9, [r8], #0x4
ldr r5, [r10, r9]
str r6, [r10, r9]
str r5, [r8], #0x4
ldr r6, =0x80000
ldr r9, [r8], #0x4
ldr r5, [r10, r9]
str r6, [r10, r9]
str r5, [r8], #0x4
/* check the PLLs lock state */
check_pll_state
ccm_enter_idle
/* if in audio low power mode, no
* need to do anatop setting.
*/
cmp r1, #0x1
beq do_wfi
anatop_enter_idle
do_wfi:
wfi
/*
* Add these nops so that the
* prefetcher will not try to get
* any instrutions from DDR.
* The prefetch depth is about 23
* on A9, so adding 25 nops.
*/
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
nop
/*
* restore the ARM PODF first to speed
* up the restore procedure
*/
ldr r10, [r0, #PM_INFO_CCM_V_OFFSET]
/* Restore arm_clk_podf */
str r11, [r10, #0x10]
ccm_do_wait
/*
* if in audio low power mode, skip
* restore the anatop setting.
*/
cmp r1, #0x1
beq skip_analog_restore
anatop_exit_idle
skip_analog_restore:
ccm_exit_idle
resume_mmdc
/* enable d-cache */
mrc p15, 0, r7, c1, c0, 0
orr r7, r7, #(1 << 2)
mcr p15, 0, r7, c1, c0, 0
#ifdef CONFIG_CACHE_L2X0
ldr r10, [r0, #PM_INFO_L2_V_OFFSET]
mov r7, #0x1
/* enable L2 */
str r7, [r10, #0x100]
#endif
tlb_back_to_ddr
/* Restore register */
pop {r4 - r12}
mov pc, lr
/*
* Add ltorg here to ensure that all
* literals are stored here and are
* within the text space.
*/
.ltorg
mx6sl_lpm_wfi_end:
|