1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
|
/*
* Copyright 2008-2009 Freescale Semiconductor, Inc. All Rights Reserved.
*/
/*
* The code contained herein is licensed under the GNU General Public
* License. You may obtain a copy of the GNU General Public License
* Version 2 or later at the following locations:
*
* http://www.opensource.org/licenses/gpl-license.html
* http://www.gnu.org/copyleft/gpl.html
*/
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/io.h>
#include <linux/platform_device.h>
#include <linux/clk.h>
#include <linux/spi/spi.h>
#include <mach/hardware.h>
#include <mach/mmc.h>
#include <mach/spba.h>
#include <mach/sdma.h>
#include "iomux.h"
#include "sdma_script_code.h"
#include "board-mx25_3stack.h"
void mxc_sdma_get_script_info(sdma_script_start_addrs * sdma_script_addr)
{
sdma_script_addr->mxc_sdma_ap_2_ap_addr = ap_2_ap_ADDR;
sdma_script_addr->mxc_sdma_ap_2_bp_addr = -1;
sdma_script_addr->mxc_sdma_bp_2_ap_addr = -1;
sdma_script_addr->mxc_sdma_loopback_on_dsp_side_addr = -1;
sdma_script_addr->mxc_sdma_mcu_interrupt_only_addr = -1;
sdma_script_addr->mxc_sdma_firi_2_per_addr = -1;
sdma_script_addr->mxc_sdma_firi_2_mcu_addr = -1;
sdma_script_addr->mxc_sdma_per_2_firi_addr = -1;
sdma_script_addr->mxc_sdma_mcu_2_firi_addr = -1;
sdma_script_addr->mxc_sdma_uart_2_per_addr = uart_2_per_ADDR;
sdma_script_addr->mxc_sdma_uart_2_mcu_addr = uart_2_mcu_ADDR;
sdma_script_addr->mxc_sdma_per_2_app_addr = per_2_app_ADDR;
sdma_script_addr->mxc_sdma_mcu_2_app_addr = mcu_2_app_ADDR;
sdma_script_addr->mxc_sdma_per_2_per_addr = -1;
sdma_script_addr->mxc_sdma_uartsh_2_per_addr = uartsh_2_per_ADDR;
sdma_script_addr->mxc_sdma_uartsh_2_mcu_addr = uartsh_2_mcu_ADDR;
sdma_script_addr->mxc_sdma_per_2_shp_addr = per_2_shp_ADDR;
sdma_script_addr->mxc_sdma_mcu_2_shp_addr = mcu_2_shp_ADDR;
sdma_script_addr->mxc_sdma_ata_2_mcu_addr = ata_2_mcu_ADDR;
sdma_script_addr->mxc_sdma_mcu_2_ata_addr = mcu_2_ata_ADDR;
sdma_script_addr->mxc_sdma_app_2_per_addr = app_2_per_ADDR;
sdma_script_addr->mxc_sdma_app_2_mcu_addr = app_2_mcu_ADDR;
sdma_script_addr->mxc_sdma_shp_2_per_addr = shp_2_per_ADDR;
sdma_script_addr->mxc_sdma_shp_2_mcu_addr = shp_2_mcu_ADDR;
sdma_script_addr->mxc_sdma_mshc_2_mcu_addr = -1;
sdma_script_addr->mxc_sdma_mcu_2_mshc_addr = -1;
sdma_script_addr->mxc_sdma_spdif_2_mcu_addr = -1;
sdma_script_addr->mxc_sdma_mcu_2_spdif_addr = -1;
sdma_script_addr->mxc_sdma_asrc_2_mcu_addr = -1;
sdma_script_addr->mxc_sdma_dptc_dvfs_addr = -1;
sdma_script_addr->mxc_sdma_ext_mem_2_ipu_addr = ext_mem__ipu_ram_ADDR;
sdma_script_addr->mxc_sdma_descrambler_addr = -1;
sdma_script_addr->mxc_sdma_start_addr = (unsigned short *)sdma_code;
sdma_script_addr->mxc_sdma_ram_code_size = RAM_CODE_SIZE;
sdma_script_addr->mxc_sdma_ram_code_start_addr = RAM_CODE_START_ADDR;
}
static void mxc_nop_release(struct device *dev)
{
/* Nothing */
}
#if defined(CONFIG_RTC_DRV_IMXDI) || defined(CONFIG_RTC_DRV_IMXDI_MODULE)
static struct resource rtc_resources[] = {
{
.start = SRTC_BASE_ADDR,
.end = SRTC_BASE_ADDR + 0x40,
.flags = IORESOURCE_MEM,
},
{
.start = MXC_INT_DRYICE_NORM,
.flags = IORESOURCE_IRQ,
},
};
static struct platform_device imxdi_rtc_device = {
.name = "imxdi_rtc",
.id = 0,
.dev = {
.release = mxc_nop_release,
},
.num_resources = ARRAY_SIZE(rtc_resources),
.resource = rtc_resources,
};
static void mxc_init_rtc(void)
{
(void)platform_device_register(&imxdi_rtc_device);
}
#else
static inline void mxc_init_rtc(void)
{
}
#endif
#if defined(CONFIG_MXC_WATCHDOG) || defined(CONFIG_MXC_WATCHDOG_MODULE)
static struct resource wdt_resources[] = {
{
.start = WDOG1_BASE_ADDR,
.end = WDOG1_BASE_ADDR + 0x30,
.flags = IORESOURCE_MEM,
},
};
static struct platform_device mxc_wdt_device = {
.name = "mxc_wdt",
.id = 0,
.dev = {
.release = mxc_nop_release,
},
.num_resources = ARRAY_SIZE(wdt_resources),
.resource = wdt_resources,
};
static void mxc_init_wdt(void)
{
(void)platform_device_register(&mxc_wdt_device);
}
#else
static inline void mxc_init_wdt(void)
{
}
#endif
/* SPI controller and device data */
#if defined(CONFIG_SPI_MXC) || defined(CONFIG_SPI_MXC_MODULE)
#ifdef CONFIG_SPI_MXC_SELECT1
/*!
* Resource definition for the CSPI1
*/
static struct resource mxcspi1_resources[] = {
[0] = {
.start = CSPI1_BASE_ADDR,
.end = CSPI1_BASE_ADDR + SZ_4K - 1,
.flags = IORESOURCE_MEM,
},
[1] = {
.start = MXC_INT_CSPI1,
.end = MXC_INT_CSPI1,
.flags = IORESOURCE_IRQ,
},
};
/*! Platform Data for MXC CSPI1 */
static struct mxc_spi_master mxcspi1_data = {
.maxchipselect = 4,
.spi_version = 7,
};
/*! Device Definition for MXC CSPI1 */
static struct platform_device mxcspi1_device = {
.name = "mxc_spi",
.id = 0,
.dev = {
.release = mxc_nop_release,
.platform_data = &mxcspi1_data,
},
.num_resources = ARRAY_SIZE(mxcspi1_resources),
.resource = mxcspi1_resources,
};
#endif /* CONFIG_SPI_MXC_SELECT1 */
#ifdef CONFIG_SPI_MXC_SELECT2
/*!
* Resource definition for the CSPI2
*/
static struct resource mxcspi2_resources[] = {
[0] = {
.start = CSPI2_BASE_ADDR,
.end = CSPI2_BASE_ADDR + SZ_4K - 1,
.flags = IORESOURCE_MEM,
},
[1] = {
.start = MXC_INT_CSPI2,
.end = MXC_INT_CSPI2,
.flags = IORESOURCE_IRQ,
},
};
/*! Platform Data for MXC CSPI2 */
static struct mxc_spi_master mxcspi2_data = {
.maxchipselect = 4,
.spi_version = 7,
};
/*! Device Definition for MXC CSPI2 */
static struct platform_device mxcspi2_device = {
.name = "mxc_spi",
.id = 1,
.dev = {
.release = mxc_nop_release,
.platform_data = &mxcspi2_data,
},
.num_resources = ARRAY_SIZE(mxcspi2_resources),
.resource = mxcspi2_resources,
};
#endif /* CONFIG_SPI_MXC_SELECT2 */
#ifdef CONFIG_SPI_MXC_SELECT3
/*!
* Resource definition for the CSPI3
*/
static struct resource mxcspi3_resources[] = {
[0] = {
.start = CSPI3_BASE_ADDR,
.end = CSPI3_BASE_ADDR + SZ_4K - 1,
.flags = IORESOURCE_MEM,
},
[1] = {
.start = MXC_INT_CSPI3,
.end = MXC_INT_CSPI3,
.flags = IORESOURCE_IRQ,
},
};
/*! Platform Data for MXC CSPI3 */
static struct mxc_spi_master mxcspi3_data = {
.maxchipselect = 4,
.spi_version = 7,
};
/*! Device Definition for MXC CSPI3 */
static struct platform_device mxcspi3_device = {
.name = "mxc_spi",
.id = 2,
.dev = {
.release = mxc_nop_release,
.platform_data = &mxcspi3_data,
},
.num_resources = ARRAY_SIZE(mxcspi3_resources),
.resource = mxcspi3_resources,
};
#endif /* CONFIG_SPI_MXC_SELECT3 */
static inline void mxc_init_spi(void)
{
spba_take_ownership(SPBA_CSPI2, SPBA_MASTER_A);
spba_take_ownership(SPBA_CSPI3, SPBA_MASTER_A);
#ifdef CONFIG_SPI_MXC_SELECT1
if (platform_device_register(&mxcspi1_device) < 0)
printk(KERN_ERR "Error: Registering the SPI Controller_1\n");
#endif /* CONFIG_SPI_MXC_SELECT1 */
#ifdef CONFIG_SPI_MXC_SELECT2
if (platform_device_register(&mxcspi2_device) < 0)
printk(KERN_ERR "Error: Registering the SPI Controller_2\n");
#endif /* CONFIG_SPI_MXC_SELECT2 */
#ifdef CONFIG_SPI_MXC_SELECT3
if (platform_device_register(&mxcspi3_device) < 0)
printk(KERN_ERR "Error: Registering the SPI Controller_3\n");
#endif /* CONFIG_SPI_MXC_SELECT3 */
}
#else
static inline void mxc_init_spi(void)
{
}
#endif
/* I2C controller and device data */
#if defined(CONFIG_I2C_MXC) || defined(CONFIG_I2C_MXC_MODULE)
#ifdef CONFIG_I2C_MXC_SELECT1
/*!
* Resource definition for the I2C1
*/
static struct resource mxci2c1_resources[] = {
[0] = {
.start = I2C_BASE_ADDR,
.end = I2C_BASE_ADDR + SZ_4K - 1,
.flags = IORESOURCE_MEM,
},
[1] = {
.start = MXC_INT_I2C,
.end = MXC_INT_I2C,
.flags = IORESOURCE_IRQ,
},
};
/*! Platform Data for MXC I2C */
static struct mxc_i2c_platform_data mxci2c1_data = {
.i2c_clk = 100000,
};
#endif
#ifdef CONFIG_I2C_MXC_SELECT2
/*!
* Resource definition for the I2C2
*/
static struct resource mxci2c2_resources[] = {
[0] = {
.start = I2C2_BASE_ADDR,
.end = I2C2_BASE_ADDR + SZ_4K - 1,
.flags = IORESOURCE_MEM,
},
[1] = {
.start = MXC_INT_I2C2,
.end = MXC_INT_I2C2,
.flags = IORESOURCE_IRQ,
},
};
/*! Platform Data for MXC I2C */
static struct mxc_i2c_platform_data mxci2c2_data = {
.i2c_clk = 100000,
};
#endif
#ifdef CONFIG_I2C_MXC_SELECT3
/*!
* Resource definition for the I2C3
*/
static struct resource mxci2c3_resources[] = {
[0] = {
.start = I2C3_BASE_ADDR,
.end = I2C3_BASE_ADDR + SZ_4K - 1,
.flags = IORESOURCE_MEM,
},
[1] = {
.start = MXC_INT_I2C3,
.end = MXC_INT_I2C3,
.flags = IORESOURCE_IRQ,
},
};
/*! Platform Data for MXC I2C */
static struct mxc_i2c_platform_data mxci2c3_data = {
.i2c_clk = 100000,
};
#endif
/*! Device Definition for MXC I2C1 */
static struct platform_device mxci2c_devices[] = {
#ifdef CONFIG_I2C_MXC_SELECT1
{
.name = "mxc_i2c",
.id = 0,
.dev = {
.release = mxc_nop_release,
.platform_data = &mxci2c1_data,
},
.num_resources = ARRAY_SIZE(mxci2c1_resources),
.resource = mxci2c1_resources,},
#endif
#ifdef CONFIG_I2C_MXC_SELECT2
{
.name = "mxc_i2c",
.id = 1,
.dev = {
.release = mxc_nop_release,
.platform_data = &mxci2c2_data,
},
.num_resources = ARRAY_SIZE(mxci2c2_resources),
.resource = mxci2c2_resources,},
#endif
#ifdef CONFIG_I2C_MXC_SELECT3
{
.name = "mxc_i2c",
.id = 2,
.dev = {
.release = mxc_nop_release,
.platform_data = &mxci2c3_data,
},
.num_resources = ARRAY_SIZE(mxci2c3_resources),
.resource = mxci2c3_resources,},
#endif
};
static inline void mxc_init_i2c(void)
{
int i;
for (i = 0; i < ARRAY_SIZE(mxci2c_devices); i++) {
if (platform_device_register(&mxci2c_devices[i]) < 0)
dev_err(&mxci2c_devices[i].dev,
"Unable to register I2C device\n");
}
}
#else
static inline void mxc_init_i2c(void)
{
}
#endif
struct mxc_gpio_port mxc_gpio_ports[] = {
[0] = {
.chip.label = "gpio-0",
.base = IO_ADDRESS(GPIO1_BASE_ADDR),
.irq = MXC_INT_GPIO1,
.irq_high = 0,
.virtual_irq_start = MXC_GPIO_IRQ_START
},
[1] = {
.chip.label = "gpio-1",
.base = IO_ADDRESS(GPIO2_BASE_ADDR),
.irq = MXC_INT_GPIO2,
.irq_high = 0,
.virtual_irq_start = MXC_GPIO_IRQ_START + 32
},
[2] = {
.chip.label = "gpio-2",
.base = IO_ADDRESS(GPIO3_BASE_ADDR),
.irq = MXC_INT_GPIO3,
.irq_high = 0,
.virtual_irq_start = MXC_GPIO_IRQ_START + 32 * 2
},
[3] = {
.chip.label = "gpio-3",
.base = IO_ADDRESS(GPIO4_BASE_ADDR),
.irq = MXC_INT_GPIO4,
.irq_high = 0,
.virtual_irq_start = MXC_GPIO_IRQ_START + 32 * 3
}
};
int __init mxc_register_gpios(void)
{
return mxc_gpio_init(mxc_gpio_ports, ARRAY_SIZE(mxc_gpio_ports));
}
static inline void mxc_init_ssi(void)
{
/* SPBA configuration for SSI - SDMA and MCU are set */
spba_take_ownership(SPBA_SSI1, SPBA_MASTER_A | SPBA_MASTER_C);
spba_take_ownership(SPBA_SSI2, SPBA_MASTER_A | SPBA_MASTER_C);
}
static struct platform_device mxc_dma_device = {
.name = "mxc_dma",
.id = 0,
.dev = {
.release = mxc_nop_release,
},
};
static inline void mxc_init_dma(void)
{
(void)platform_device_register(&mxc_dma_device);
}
/* imx adc driver */
#if defined(CONFIG_IMX_ADC) || defined(CONFIG_IMX_ADC_MODULE)
static struct resource imx_adc_resources[] = {
[0] = {
.start = MXC_INT_TSC,
.end = MXC_INT_TSC,
.flags = IORESOURCE_IRQ,
},
[1] = {
.start = TSC_BASE_ADDR,
.end = TSC_BASE_ADDR + PAGE_SIZE,
.flags = IORESOURCE_MEM,
}
};
static struct platform_device imx_adc_device = {
.name = "imx_adc",
.id = 0,
.num_resources = ARRAY_SIZE(imx_adc_resources),
.resource = imx_adc_resources,
.dev = {
.release = NULL,
},
};
static void imx_init_adc(void)
{
(void)platform_device_register(&imx_adc_device);
}
#else
static void imx_init_adc(void)
{
}
#endif
#if defined(CONFIG_CAN_FLEXCAN) || defined(CONFIG_CAN_FLEXCAN_MODULE)
static struct resource flexcan1_resources[] = {
{
.start = CAN1_BASE_ADDR,
.end = CAN1_BASE_ADDR + 0x97F,
.flags = IORESOURCE_MEM,},
{
.start = MXC_INT_CAN1,
.end = MXC_INT_CAN1,
.flags = IORESOURCE_IRQ,}
};
static struct resource flexcan2_resources[] = {
{
.start = CAN3_BASE_ADDR,
.end = CAN3_BASE_ADDR + 0x97F,
.flags = IORESOURCE_MEM,},
{
.start = MXC_INT_CAN2,
.end = MXC_INT_CAN2,
.flags = IORESOURCE_IRQ,}
};
static struct platform_device flexcan_devices[] = {
{
.name = "FlexCAN",
.id = 0,
.dev = {
.release = mxc_nop_release,
.platform_data = &flexcan_data[0],
},
.num_resources = ARRAY_SIZE(flexcan1_resources),
.resource = flexcan1_resources,},
{
.name = "FlexCAN",
.id = 1,
.dev = {
.release = mxc_nop_release,
.platform_data = &flexcan_data[1],
},
.num_resources = ARRAY_SIZE(flexcan2_resources),
.resource = flexcan2_resources,},
};
static inline void mxc_init_flexcan(void)
{
#ifdef CONFIG_FLEXCAN_MXC_SELECT1
/* MX25 3stack doesn't use CAN1 */
platform_device_register(&flexcan_devices[0]);
#endif
platform_device_register(&flexcan_devices[1]);
}
#else
static inline void mxc_init_flexcan(void)
{
}
#endif
static struct platform_device mxc_alsa_surround_device = {
.name = "imx-3stack-wm8580",
.id = 0,
.dev = {
.release = mxc_nop_release,
},
};
static void mxc_init_surround_audio(void)
{
platform_device_register(&mxc_alsa_surround_device);
}
#if defined(CONFIG_MXC_IIM) || defined(CONFIG_MXC_IIM_MODULE)
static struct resource mxc_iim_resources[] = {
{
.start = IIM_BASE_ADDR,
.end = IIM_BASE_ADDR + SZ_4K - 1,
.flags = IORESOURCE_MEM,
},
};
static struct platform_device mxc_iim_device = {
.name = "mxc_iim",
.id = 0,
.dev = {
.release = mxc_nop_release,
},
.num_resources = ARRAY_SIZE(mxc_iim_resources),
.resource = mxc_iim_resources
};
static inline void mxc_init_iim(void)
{
if (platform_device_register(&mxc_iim_device) < 0)
dev_err(&mxc_iim_device.dev,
"Unable to register mxc iim device\n");
}
#else
static inline void mxc_init_iim(void)
{
}
#endif
static int __init mxc_init_devices(void)
{
mxc_init_wdt();
mxc_init_spi();
mxc_init_i2c();
mxc_init_dma();
mxc_init_ssi();
mxc_init_surround_audio();
mxc_init_rtc();
imx_init_adc();
mxc_init_flexcan();
mxc_init_iim();
return 0;
}
arch_initcall(mxc_init_devices);
|