blob: 08323851ac96180ddb8666f32e91d2e4c632a3cc (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
|
/*
* Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
*/
/*
* The code contained herein is licensed under the GNU General Public
* License. You may obtain a copy of the GNU General Public License
* Version 2 or later at the following locations:
*
* http://www.opensource.org/licenses/gpl-license.html
* http://www.gnu.org/copyleft/gpl.html
*/
#ifndef __ARCH_ARM_MACH_MX27_SERIAL_H__
#define __ARCH_ARM_MACH_MX27_SERIAL_H__
#include <asm/arch/mxc_uart.h>
/* UART 1 configuration */
/*!
* This option allows to choose either an interrupt-driven software controlled
* hardware flow control (set this option to 0) or hardware-driven hardware
* flow control (set this option to 1).
*/
#define UART1_HW_FLOW 1
/*!
* This specifies the threshold at which the CTS pin is deasserted by the
* RXFIFO. Set this value in Decimal to anything from 0 to 32 for
* hardware-driven hardware flow control. Read the HW spec while specifying
* this value. When using interrupt-driven software controlled hardware
* flow control set this option to -1.
*/
#define UART1_UCR4_CTSTL 16
/*!
* This is option to enable (set this option to 1) or disable DMA data transfer
*/
#define UART1_DMA_ENABLE 0
/*!
* Specify the size of the DMA receive buffer. The buffer size should be same with
* sub buffer size which is defined in mxc_uart.c for all data can be transfered.
*/
#define UART1_DMA_RXBUFSIZE 128
/*!
* Specify the MXC UART's Receive Trigger Level. This controls the threshold at
* which a maskable interrupt is generated by the RxFIFO. Set this value in
* Decimal to anything from 0 to 32. Read the HW spec while specifying this
* value.
*/
#define UART1_UFCR_RXTL 16
/*!
* Specify the MXC UART's Transmit Trigger Level. This controls the threshold at
* which a maskable interrupt is generated by the TxFIFO. Set this value in
* Decimal to anything from 0 to 32. Read the HW spec while specifying this
* value.
*/
#define UART1_UFCR_TXTL 16
/* UART 2 configuration */
#define UART2_HW_FLOW 1
#define UART2_UCR4_CTSTL 16
#define UART2_DMA_ENABLE 0
#define UART2_DMA_RXBUFSIZE 512
#define UART2_UFCR_RXTL 16
#define UART2_UFCR_TXTL 16
/* UART 3 configuration */
#define UART3_HW_FLOW 0
#define UART3_UCR4_CTSTL -1
#define UART3_DMA_ENABLE 0
#define UART3_DMA_RXBUFSIZE 512
#define UART3_UFCR_RXTL 16
#define UART3_UFCR_TXTL 16
/* UART 4 configuration */
#define UART4_HW_FLOW 1
#define UART4_UCR4_CTSTL 16
#define UART4_DMA_ENABLE 0
#define UART4_DMA_RXBUFSIZE 512
#define UART4_UFCR_RXTL 16
#define UART4_UFCR_TXTL 16
/* UART 5 configuration */
#define UART5_HW_FLOW 1
#define UART5_UCR4_CTSTL 16
#define UART5_DMA_ENABLE 0
#define UART5_DMA_RXBUFSIZE 512
#define UART5_UFCR_RXTL 16
#define UART5_UFCR_TXTL 16
/* UART 6 configuration */
#define UART6_HW_FLOW 1
#define UART6_UCR4_CTSTL 16
#define UART6_DMA_ENABLE 0
#define UART6_DMA_RXBUFSIZE 512
#define UART6_UFCR_RXTL 16
#define UART6_UFCR_TXTL 16
/*
* UART Chip level Configuration that a user may not have to edit. These
* configuration vary depending on how the UART module is integrated with
* the ARM core
*/
/*
* Is the MUXED interrupt output sent to the ARM core
*/
#define INTS_NOTMUXED 0
#define INTS_MUXED 1
/* UART 1 configuration */
/*!
* This define specifies whether the muxed ANDed interrupt line or the
* individual interrupts from the UART port is integrated with the ARM core.
* There exists a define like this for each UART port. Valid values that can
* be used are \b INTS_NOTMUXED or \b INTS_MUXED.
*/
#define UART1_MUX_INTS INTS_MUXED
/*!
* This define specifies the transmitter interrupt number or the interrupt
* number of the ANDed interrupt in case the interrupts are muxed. There exists
* a define like this for each UART port.
*/
#define UART1_INT1 INT_UART1
/*!
* This define specifies the receiver interrupt number. If the interrupts of
* the UART are muxed, then we specify here a dummy value -1. There exists a
* define like this for each UART port.
*/
#define UART1_INT2 -1
/*!
* This specifies the master interrupt number. If the interrupts of the UART
* are muxed, then we specify here a dummy value of -1. There exists a define
* like this for each UART port.
*/
#define UART1_INT3 -1
/*!
* This specifies if the UART is a shared peripheral. It holds the shared
* peripheral number if it is shared or -1 if it is not shared. There exists
* a define like this for each UART port.
*/
#define UART1_SHARED_PERI -1
/* UART 2 configuration */
#define UART2_MUX_INTS INTS_MUXED
#define UART2_INT1 INT_UART2
#define UART2_INT2 -1
#define UART2_INT3 -1
#define UART2_SHARED_PERI -1
/* UART 3 configuration */
#define UART3_MUX_INTS INTS_MUXED
#define UART3_INT1 INT_UART3
#define UART3_INT2 -1
#define UART3_INT3 -1
#define UART3_SHARED_PERI -1
/* UART 4 configuration */
#define UART4_MUX_INTS INTS_MUXED
#define UART4_INT1 INT_UART4
#define UART4_INT2 -1
#define UART4_INT3 -1
#define UART4_SHARED_PERI -1
/* UART 5 configuration */
#define UART5_MUX_INTS INTS_MUXED
#define UART5_INT1 INT_UART5
#define UART5_INT2 -1
#define UART5_INT3 -1
#define UART5_SHARED_PERI -1
/* UART 6 configuration */
#define UART6_MUX_INTS INTS_MUXED
#define UART6_INT1 INT_UART6
#define UART6_INT2 -1
#define UART6_INT3 -1
#define UART6_SHARED_PERI -1
#endif /* __ARCH_ARM_MACH_MX27_SERIAL_H__ */
|
