summaryrefslogtreecommitdiff
path: root/arch/arm/mach-mx35/iomux.h
blob: dc8de152c5a581f1134cd578e2165467d2a3c3f2 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
/*
 * Copyright 2008-2009 Freescale Semiconductor, Inc. All Rights Reserved.
 */

/*
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */
#ifndef __MACH_MX35_IOMUX_H__
#define __MACH_MX35_IOMUX_H__

#include <linux/types.h>
#include <mach/gpio.h>
#include "mx35_pins.h"

/*!
 * @file mach-mx35/iomux.h
 *
 * @brief I/O Muxing control definitions and functions
 *
 * @ingroup GPIO_MX35
 */

typedef unsigned int iomux_pin_name_t;

/*!
 * various IOMUX functions
 */
typedef enum iomux_pin_config {
	MUX_CONFIG_FUNC = 0,	/*!< used as function */
	MUX_CONFIG_ALT1,	/*!< used as alternate function 1 */
	MUX_CONFIG_ALT2,	/*!< used as alternate function 2 */
	MUX_CONFIG_ALT3,	/*!< used as alternate function 3 */
	MUX_CONFIG_ALT4,	/*!< used as alternate function 4 */
	MUX_CONFIG_ALT5,	/*!< used as alternate function 5 */
	MUX_CONFIG_ALT6,	/*!< used as alternate function 6 */
	MUX_CONFIG_ALT7,	/*!< used as alternate function 7 */
	MUX_CONFIG_SION = 0x1 << 4,	/*!< used as LOOPBACK:MUX SION bit */
	MUX_CONFIG_GPIO = MUX_CONFIG_ALT5,	/*!< used as GPIO */
} iomux_pin_cfg_t;

/*!
 * various IOMUX pad functions
 */
typedef enum iomux_pad_config {
	PAD_CTL_DRV_3_3V = 0x0 << 13,
	PAD_CTL_DRV_1_8V = 0x1 << 13,
	PAD_CTL_HYS_CMOS = 0x0 << 8,
	PAD_CTL_HYS_SCHMITZ = 0x1 << 8,
	PAD_CTL_PKE_NONE = 0x0 << 7,
	PAD_CTL_PKE_ENABLE = 0x1 << 7,
	PAD_CTL_PUE_KEEPER = 0x0 << 6,
	PAD_CTL_PUE_PUD = 0x1 << 6,
	PAD_CTL_100K_PD = 0x0 << 4,
	PAD_CTL_47K_PU = 0x1 << 4,
	PAD_CTL_100K_PU = 0x2 << 4,
	PAD_CTL_22K_PU = 0x3 << 4,
	PAD_CTL_ODE_CMOS = 0x0 << 3,
	PAD_CTL_ODE_OpenDrain = 0x1 << 3,
	PAD_CTL_DRV_NORMAL = 0x0 << 1,
	PAD_CTL_DRV_HIGH = 0x1 << 1,
	PAD_CTL_DRV_MAX = 0x2 << 1,
	PAD_CTL_SRE_SLOW = 0x0 << 0,
	PAD_CTL_SRE_FAST = 0x1 << 0
} iomux_pad_config_t;

/*!
 * various IOMUX general purpose functions
 */
typedef enum iomux_gp_func {
	MUX_SDCTL_CSD0_SEL = 0x1 << 0,
	MUX_SDCTL_CSD1_SEL = 0x1 << 1,
	MUX_TAMPER_DETECT_EN = 0x1 << 2,
} iomux_gp_func_t;

/*!
 * various IOMUX input select register index
 */
typedef enum iomux_input_select {
	MUX_IN_AMX_P5_RXCLK = 0,
	MUX_IN_AMX_P5_RXFS,
	MUX_IN_AMX_P6_DA,
	MUX_IN_AMX_P6_DB,
	MUX_IN_AMX_P6_RXCLK,
	MUX_IN_AMX_P6_RXFS,
	MUX_IN_AMX_P6_TXCLK,
	MUX_IN_AMX_P6_TXFS,
	MUX_IN_CAN1_CANRX,
	MUX_IN_CAN2_CANRX,
	MUX_IN_CCM_32K_MUXED,
	MUX_IN_CCM_PMIC_RDY,
	MUX_IN_CSPI1_SS2_B,
	MUX_IN_CSPI1_SS3_B,
	MUX_IN_CSPI2_CLK_IN,
	MUX_IN_CSPI2_DATAREADY_B,
	MUX_IN_CSPI2_MISO,
	MUX_IN_CSPI2_MOSI,
	MUX_IN_CSPI2_SS0_B,
	MUX_IN_CSPI2_SS1_B,
	MUX_IN_CSPI2_SS2_B,
	MUX_IN_CSPI2_SS3_B,
	MUX_IN_EMI_WEIM_DTACK_B,
	MUX_IN_ESDHC1_DAT4_IN,
	MUX_IN_ESDHC1_DAT5_IN,
	MUX_IN_ESDHC1_DAT6_IN,
	MUX_IN_ESDHC1_DAT7_IN,
	MUX_IN_ESDHC3_CARD_CLK_IN,
	MUX_IN_ESDHC3_CMD_IN,
	MUX_IN_ESDHC3_DAT0,
	MUX_IN_ESDHC3_DAT1,
	MUX_IN_ESDHC3_DAT2,
	MUX_IN_ESDHC3_DAT3,
	MUX_IN_GPIO1_IN_0,
	MUX_IN_GPIO1_IN_10,
	MUX_IN_GPIO1_IN_11,
	MUX_IN_GPIO1_IN_1,
	MUX_IN_GPIO1_IN_20,
	MUX_IN_GPIO1_IN_21,
	MUX_IN_GPIO1_IN_22,
	MUX_IN_GPIO1_IN_2,
	MUX_IN_GPIO1_IN_3,
	MUX_IN_GPIO1_IN_4,
	MUX_IN_GPIO1_IN_5,
	MUX_IN_GPIO1_IN_6,
	MUX_IN_GPIO1_IN_7,
	MUX_IN_GPIO1_IN_8,
	MUX_IN_GPIO1_IN_9,
	MUX_IN_GPIO2_IN_0,
	MUX_IN_GPIO2_IN_10,
	MUX_IN_GPIO2_IN_11,
	MUX_IN_GPIO2_IN_12,
	MUX_IN_GPIO2_IN_13,
	MUX_IN_GPIO2_IN_14,
	MUX_IN_GPIO2_IN_15,
	MUX_IN_GPIO2_IN_16,
	MUX_IN_GPIO2_IN_17,
	MUX_IN_GPIO2_IN_18,
	MUX_IN_GPIO2_IN_19,
	MUX_IN_GPIO2_IN_1,
	MUX_IN_GPIO2_IN_20,
	MUX_IN_GPIO2_IN_21,
	MUX_IN_GPIO2_IN_22,
	MUX_IN_GPIO2_IN_23,
	MUX_IN_GPIO2_IN_24,
	MUX_IN_GPIO2_IN_25,
	MUX_IN_GPIO2_IN_26,
	MUX_IN_GPIO2_IN_27,
	MUX_IN_GPIO2_IN_28,
	MUX_IN_GPIO2_IN_29,
	MUX_IN_GPIO2_IN_2,
	MUX_IN_GPIO2_IN_30,
	MUX_IN_GPIO2_IN_31,
	MUX_IN_GPIO2_IN_3,
	MUX_IN_GPIO2_IN_4,
	MUX_IN_GPIO2_IN_5,
	MUX_IN_GPIO2_IN_6,
	MUX_IN_GPIO2_IN_7,
	MUX_IN_GPIO2_IN_8,
	MUX_IN_GPIO2_IN_9,
	MUX_IN_GPIO3_IN_0,
	MUX_IN_GPIO3_IN_10,
	MUX_IN_GPIO3_IN_11,
	MUX_IN_GPIO3_IN_12,
	MUX_IN_GPIO3_IN_13,
	MUX_IN_GPIO3_IN_14,
	MUX_IN_GPIO3_IN_15,
	MUX_IN_GPIO3_IN_4,
	MUX_IN_GPIO3_IN_5,
	MUX_IN_GPIO3_IN_6,
	MUX_IN_GPIO3_IN_7,
	MUX_IN_GPIO3_IN_8,
	MUX_IN_GPIO3_IN_9,
	MUX_IN_I2C3_SCL_IN,
	MUX_IN_I2C3_SDA_IN,
	MUX_IN_IPU_DISPB_D0_VSYNC,
	MUX_IN_IPU_DISPB_D12_VSYNC,
	MUX_IN_IPU_DISPB_SD_D,
	MUX_IN_IPU_SENSB_DATA_0,
	MUX_IN_IPU_SENSB_DATA_1,
	MUX_IN_IPU_SENSB_DATA_2,
	MUX_IN_IPU_SENSB_DATA_3,
	MUX_IN_IPU_SENSB_DATA_4,
	MUX_IN_IPU_SENSB_DATA_5,
	MUX_IN_IPU_SENSB_DATA_6,
	MUX_IN_IPU_SENSB_DATA_7,
	MUX_IN_KPP_COL_0,
	MUX_IN_KPP_COL_1,
	MUX_IN_KPP_COL_2,
	MUX_IN_KPP_COL_3,
	MUX_IN_KPP_COL_4,
	MUX_IN_KPP_COL_5,
	MUX_IN_KPP_COL_6,
	MUX_IN_KPP_COL_7,
	MUX_IN_KPP_ROW_0,
	MUX_IN_KPP_ROW_1,
	MUX_IN_KPP_ROW_2,
	MUX_IN_KPP_ROW_3,
	MUX_IN_KPP_ROW_4,
	MUX_IN_KPP_ROW_5,
	MUX_IN_KPP_ROW_6,
	MUX_IN_KPP_ROW_7,
	MUX_IN_OWIRE_BATTERY_LINE,
	MUX_IN_SPDIF_HCKT_CLK2,
	MUX_IN_SPDIF_SPDIF_IN1,
	MUX_IN_UART3_UART_RTS_B,
	MUX_IN_UART3_UART_RXD_MUX,
	MUX_IN_USB_OTG_DATA_0,
	MUX_IN_USB_OTG_DATA_1,
	MUX_IN_USB_OTG_DATA_2,
	MUX_IN_USB_OTG_DATA_3,
	MUX_IN_USB_OTG_DATA_4,
	MUX_IN_USB_OTG_DATA_5,
	MUX_IN_USB_OTG_DATA_6,
	MUX_IN_USB_OTG_DATA_7,
	MUX_IN_USB_OTG_DIR,
	MUX_IN_USB_OTG_NXT,
	MUX_IN_USB_UH2_DATA_0,
	MUX_IN_USB_UH2_DATA_1,
	MUX_IN_USB_UH2_DATA_2,
	MUX_IN_USB_UH2_DATA_3,
	MUX_IN_USB_UH2_DATA_4,
	MUX_IN_USB_UH2_DATA_5,
	MUX_IN_USB_UH2_DATA_6,
	MUX_IN_USB_UH2_DATA_7,
	MUX_IN_USB_UH2_DIR,
	MUX_IN_USB_UH2_NXT,
	MUX_IN_USB_UH2_USB_OC,
} iomux_input_select_t;

/*!
 * various IOMUX input functions
 */
typedef enum iomux_input_config {
	INPUT_CTL_PATH0 = 0x0,
	INPUT_CTL_PATH1,
	INPUT_CTL_PATH2,
	INPUT_CTL_PATH3,
	INPUT_CTL_PATH4,
	INPUT_CTL_PATH5,
	INPUT_CTL_PATH6,
	INPUT_CTL_PATH7,
} iomux_input_cfg_t;

/*!
 * Request ownership for an IO pin. This function has to be the first one
 * being called before that pin is used. The caller has to check the
 * return value to make sure it returns 0.
 *
 * @param  pin		a name defined by \b iomux_pin_name_t
 * @param  cfg		an input function as defined in \b #iomux_pin_cfg_t
 *
 * @return		0 if successful; Non-zero otherwise
 */
int mxc_request_iomux(iomux_pin_name_t pin, iomux_pin_cfg_t cfg);

/*!
 * Release ownership for an IO pin
 *
 * @param  pin		a name defined by \b iomux_pin_name_t
 * @param  cfg		an input function as defined in \b #iomux_pin_cfg_t
 */
void mxc_free_iomux(iomux_pin_name_t pin, iomux_pin_cfg_t cfg);

/*!
 * This function enables/disables the general purpose function for a particular
 * signal.
 *
 * @param  gp   one signal as defined in \b #iomux_gp_func_t
 * @param  en   \b #true to enable; \b #false to disable
 */
void mxc_iomux_set_gpr(iomux_gp_func_t gp, bool en);

/*!
 * This function configures the pad value for a IOMUX pin.
 *
 * @param  pin          a pin number as defined in \b #iomux_pin_name_t
 * @param  config       the ORed value of elements defined in \b
 *				#iomux_pad_config_t
 */
void mxc_iomux_set_pad(iomux_pin_name_t pin, u32 config);

/*!
 * This function configures input path.
 *
 * @param  input        index of input select register as defined in \b
 * 				#iomux_input_select_t
 * @param  config       the binary value of elements defined in \b
 *				#iomux_input_cfg_t
 */
void mxc_iomux_set_input(iomux_input_select_t input, u32 config);
#endif