1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
|
/*
* Copyright (C) 2008-2010 Freescale Semiconductor, Inc. All Rights Reserved.
*/
/*
* The code contained herein is licensed under the GNU General Public
* License. You may obtain a copy of the GNU General Public License
* Version 2 or later at the following locations:
*
* http://www.opensource.org/licenses/gpl-license.html
* http://www.gnu.org/copyleft/gpl.html
*/
#include <linux/kernel.h>
#include <linux/clk.h>
#include <linux/platform_device.h>
#include <asm/io.h>
#include <mach/hardware.h>
#include <asm/proc-fns.h>
#include <asm/system.h>
#include "crm_regs.h"
/*!
* @defgroup MSL_MX51 i.MX51 Machine Specific Layer (MSL)
*/
/*!
* @file mach-mx51/system.c
* @brief This file contains idle and reset functions.
*
* @ingroup MSL_MX51
*/
extern int mxc_jtag_enabled;
extern int iram_ready;
static struct clk *gpc_dvfs_clk;
extern void cpu_cortexa8_do_idle(void *addr);
/* set cpu low power mode before WFI instruction */
void mxc_cpu_lp_set(enum mxc_cpu_pwr_mode mode)
{
u32 plat_lpc, arm_srpgcr, ccm_clpcr;
u32 empgc0, empgc1;
int stop_mode = 0;
/* always allow platform to issue a deep sleep mode request */
plat_lpc = __raw_readl(MXC_CORTEXA8_PLAT_LPC) &
~(MXC_CORTEXA8_PLAT_LPC_DSM);
ccm_clpcr = __raw_readl(MXC_CCM_CLPCR) & ~(MXC_CCM_CLPCR_LPM_MASK);
arm_srpgcr = __raw_readl(MXC_SRPG_ARM_SRPGCR) & ~(MXC_SRPGCR_PCR);
empgc0 = __raw_readl(MXC_SRPG_EMPGC0_SRPGCR) & ~(MXC_SRPGCR_PCR);
empgc1 = __raw_readl(MXC_SRPG_EMPGC1_SRPGCR) & ~(MXC_SRPGCR_PCR);
switch (mode) {
case WAIT_CLOCKED:
break;
case WAIT_UNCLOCKED:
ccm_clpcr |= (0x1 << MXC_CCM_CLPCR_LPM_OFFSET);
break;
case WAIT_UNCLOCKED_POWER_OFF:
case STOP_POWER_OFF:
plat_lpc |= MXC_CORTEXA8_PLAT_LPC_DSM
| MXC_CORTEXA8_PLAT_LPC_DBG_DSM;
if (mode == WAIT_UNCLOCKED_POWER_OFF) {
ccm_clpcr |= (0x1 << MXC_CCM_CLPCR_LPM_OFFSET);
ccm_clpcr &= ~MXC_CCM_CLPCR_VSTBY;
stop_mode = 0;
} else {
ccm_clpcr |= (0x2 << MXC_CCM_CLPCR_LPM_OFFSET);
ccm_clpcr |= (0x3 << MXC_CCM_CLPCR_STBY_COUNT_OFFSET);
ccm_clpcr |= MXC_CCM_CLPCR_VSTBY;
ccm_clpcr |= MXC_CCM_CLPCR_SBYOS;
stop_mode = 1;
}
arm_srpgcr |= MXC_SRPGCR_PCR;
if (stop_mode) {
empgc0 |= MXC_SRPGCR_PCR;
empgc1 |= MXC_SRPGCR_PCR;
}
if (tzic_enable_wake(1) != 0)
return;
break;
case STOP_POWER_ON:
ccm_clpcr |= (0x2 << MXC_CCM_CLPCR_LPM_OFFSET);
break;
default:
printk(KERN_WARNING "UNKNOWN cpu power mode: %d\n", mode);
return;
}
__raw_writel(plat_lpc, MXC_CORTEXA8_PLAT_LPC);
__raw_writel(ccm_clpcr, MXC_CCM_CLPCR);
if (cpu_is_mx51())
__raw_writel(arm_srpgcr, MXC_SRPG_ARM_SRPGCR);
__raw_writel(arm_srpgcr, MXC_SRPG_NEON_SRPGCR);
if (stop_mode) {
__raw_writel(empgc0, MXC_SRPG_EMPGC0_SRPGCR);
__raw_writel(empgc1, MXC_SRPG_EMPGC1_SRPGCR);
}
}
void mxc_pg_enable(struct platform_device *pdev)
{
if (pdev == NULL)
return;
if (strcmp(pdev->name, "mxc_ipu") == 0) {
__raw_writel(MXC_PGCR_PCR, MXC_PGC_IPU_PGCR);
__raw_writel(MXC_PGSR_PSR, MXC_PGC_IPU_PGSR);
} else if (strcmp(pdev->name, "mxc_vpu") == 0) {
__raw_writel(MXC_PGCR_PCR, MXC_PGC_VPU_PGCR);
__raw_writel(MXC_PGSR_PSR, MXC_PGC_VPU_PGSR);
}
}
EXPORT_SYMBOL(mxc_pg_enable);
void mxc_pg_disable(struct platform_device *pdev)
{
if (pdev == NULL)
return;
if (strcmp(pdev->name, "mxc_ipu") == 0) {
__raw_writel(0x0, MXC_PGC_IPU_PGCR);
if (__raw_readl(MXC_PGC_IPU_PGSR) & MXC_PGSR_PSR)
dev_dbg(&pdev->dev, "power gating successful\n");
__raw_writel(MXC_PGSR_PSR, MXC_PGC_IPU_PGSR);
} else if (strcmp(pdev->name, "mxc_vpu") == 0) {
__raw_writel(0x0, MXC_PGC_VPU_PGCR);
if (__raw_readl(MXC_PGC_VPU_PGSR) & MXC_PGSR_PSR)
dev_dbg(&pdev->dev, "power gating successful\n");
__raw_writel(MXC_PGSR_PSR, MXC_PGC_VPU_PGSR);
}
}
EXPORT_SYMBOL(mxc_pg_disable);
/* To change the idle power mode, need to set arch_idle_mode to a different
* power mode as in enum mxc_cpu_pwr_mode.
* May allow dynamically changing the idle mode.
*/
static int arch_idle_mode = WAIT_UNCLOCKED_POWER_OFF;
/*!
* This function puts the CPU into idle mode. It is called by default_idle()
* in process.c file.
*/
void arch_idle(void)
{
if (likely(!mxc_jtag_enabled)) {
if (gpc_dvfs_clk == NULL)
gpc_dvfs_clk = clk_get(NULL, "gpc_dvfs_clk");
/* gpc clock is needed for SRPG */
clk_enable(gpc_dvfs_clk);
mxc_cpu_lp_set(arch_idle_mode);
cpu_do_idle();
clk_disable(gpc_dvfs_clk);
}
}
/*
* This function resets the system. It is called by machine_restart().
*
* @param mode indicates different kinds of resets
*/
void arch_reset(char mode)
{
/* Workaround to reset NFC_CONFIG3 register
* due to the chip warm reset does not reset it
*/
__raw_writel(0x20600, IO_ADDRESS(NFC_BASE_ADDR) + 0x28);
/* Assert SRS signal */
mxc_wd_reset();
}
|
