1 2 3 4 5 6 7 8 9 10 11 12 13
#ifndef __ASMARM_ARCH_SCU_H #define __ASMARM_ARCH_SCU_H /* * SCU registers */ #define SCU_CTRL 0x00 #define SCU_CONFIG 0x04 #define SCU_CPU_STATUS 0x08 #define SCU_INVALIDATE 0x0c #define SCU_FPGA_REVISION 0x10 #endif