blob: 8f96cc56959199ac79362fa16bd2ef191d020c76 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
|
/*
* arch/arm/mach-spear3xx/include/mach/spear300.h
*
* SPEAr300 Machine specific definition
*
* Copyright (C) 2009 ST Microelectronics
* Viresh Kumar<viresh.kumar@st.com>
*
* This file is licensed under the terms of the GNU General Public
* License version 2. This program is licensed "as is" without any
* warranty of any kind, whether express or implied.
*/
#ifdef CONFIG_MACH_SPEAR300
#ifndef __MACH_SPEAR300_H
#define __MACH_SPEAR300_H
/* Base address of various IPs */
#define SPEAR300_TELECOM_BASE 0x50000000
/* Interrupt registers offsets and masks */
#define INT_ENB_MASK_REG 0x54
#define INT_STS_MASK_REG 0x58
#define IT_PERS_S_IRQ_MASK (1 << 0)
#define IT_CHANGE_S_IRQ_MASK (1 << 1)
#define I2S_IRQ_MASK (1 << 2)
#define TDM_IRQ_MASK (1 << 3)
#define CAMERA_L_IRQ_MASK (1 << 4)
#define CAMERA_F_IRQ_MASK (1 << 5)
#define CAMERA_V_IRQ_MASK (1 << 6)
#define KEYBOARD_IRQ_MASK (1 << 7)
#define GPIO1_IRQ_MASK (1 << 8)
#define SHIRQ_RAS1_MASK 0x1FF
#define SPEAR300_CLCD_BASE 0x60000000
#define SPEAR300_SDHCI_BASE 0x70000000
#define SPEAR300_NAND_0_BASE 0x80000000
#define SPEAR300_NAND_1_BASE 0x84000000
#define SPEAR300_NAND_2_BASE 0x88000000
#define SPEAR300_NAND_3_BASE 0x8c000000
#define SPEAR300_NOR_0_BASE 0x90000000
#define SPEAR300_NOR_1_BASE 0x91000000
#define SPEAR300_NOR_2_BASE 0x92000000
#define SPEAR300_NOR_3_BASE 0x93000000
#define SPEAR300_FSMC_BASE 0x94000000
#define SPEAR300_SOC_CONFIG_BASE 0x99000000
#define SPEAR300_KEYBOARD_BASE 0xA0000000
#define SPEAR300_GPIO_BASE 0xA9000000
#endif /* __MACH_SPEAR300_H */
#endif /* CONFIG_MACH_SPEAR300 */
|
