1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
|
/*
* arch/arm/mach-tegra/board-colibri_t20.c
*
* Copyright (c) 2011-2014 Toradex, Inc.
*
* This source code is licensed under the GNU General Public License,
* Version 2. See the file COPYING for more details.
*/
#include <asm/mach/arch.h>
#include <asm/mach-types.h>
#include <linux/can/platform/mcp251x.h>
#include <linux/can/platform/sja1000.h>
#include <linux/clk.h>
#include <linux/colibri_usb.h>
#include <linux/debugfs.h>
#include <linux/delay.h>
#include <linux/gpio_keys.h>
#include <linux/i2c.h>
#include <linux/i2c-tegra.h>
#include <linux/input.h>
#include <linux/input/fusion_F0710A.h>
#include <linux/platform_data/atmel_mxt_ts.h>
#include <linux/io.h>
#include <linux/leds_pwm.h>
#include <linux/lm95245.h>
#include <linux/memblock.h>
#include <linux/platform_data/tegra_usb.h>
#include <linux/platform_device.h>
#include <linux/reboot.h>
#include <linux/serial_8250.h>
#include <linux/spi-tegra.h>
#include <linux/spi/spi.h>
#if defined(CONFIG_SPI_GPIO) || defined(CONFIG_SPI_GPIO_MODULE)
#include <linux/spi/spi_gpio.h>
#endif
#include <linux/tegra_uart.h>
#include <linux/wm97xx.h>
#include <mach/gpio.h>
#include <mach/nand.h>
#include <mach/sdhci.h>
#include <mach/usb_phy.h>
#include <mach/w1.h>
#include <media/soc_camera.h>
#include <media/tegra_v4l2_camera.h>
#include "board-colibri_t20.h"
#include "board.h"
#include "clock.h"
#include "cpu-tegra.h"
#include "devices.h"
#include "gpio-names.h"
#include "pm.h"
#include "wakeups-t2.h"
//from former drivers/mtd/maps/tegra_nor.h
#define TEGRA_GMI_PHYS 0x70009000
#define TEGRA_GMI_BASE IO_TO_VIRT(TEGRA_GMI_PHYS)
#define TEGRA_SNOR_CONFIG_REG (TEGRA_GMI_BASE + 0x00)
//from drivers/mtd/maps/tegra_nor.c
#define __BITMASK0(len) (BIT(len) - 1)
#define REG_FIELD(val, start, len) (((val) & __BITMASK0(len)) << (start))
#define TEGRA_SNOR_CONFIG_GO BIT(31)
#define TEGRA_SNOR_CONFIG_SNOR_CS(val) REG_FIELD((val), 4, 3)
/* ADC */
static struct wm97xx_batt_pdata colibri_t20_adc_pdata = {
.batt_aux = WM97XX_AUX_ID1, /* AD0 - ANALOG_IN0 */
.temp_aux = WM97XX_AUX_ID2, /* AD1 - ANALOG_IN1 */
.charge_gpio = -1,
.batt_div = 1,
.batt_mult = 1,
.temp_div = 1,
.temp_mult = 1,
.batt_name = "colibri_t20-analog_inputs",
};
static struct wm97xx_pdata colibri_t20_wm97xx_pdata = {
.batt_pdata = &colibri_t20_adc_pdata,
};
/* Audio */
static struct platform_device colibri_t20_audio_device = {
.name = "colibri_t20-snd-wm9715l",
.id = 0,
};
void *get_colibri_t20_audio_platform_data(void)
{
return &colibri_t20_wm97xx_pdata;
}
EXPORT_SYMBOL(get_colibri_t20_audio_platform_data);
/* Camera */
#ifdef CONFIG_TEGRA_CAMERA
static struct platform_device tegra_camera = {
.id = -1,
.name = "tegra_camera",
};
#endif /* CONFIG_TEGRA_CAMERA */
#if defined(CONFIG_VIDEO_TEGRA) || defined(CONFIG_VIDEO_TEGRA_MODULE)
static void tegra_camera_disable(struct nvhost_device *ndev)
{
}
static int tegra_camera_enable(struct nvhost_device *ndev)
{
return 0;
}
#if defined(CONFIG_VIDEO_ADV7180) || defined(CONFIG_VIDEO_ADV7180_MODULE)
static struct i2c_board_info camera_i2c_adv7180 = {
I2C_BOARD_INFO("adv7180", 0x21),
};
static struct tegra_camera_platform_data adv7180_platform_data = {
.disable_camera = tegra_camera_disable,
.enable_camera = tegra_camera_enable,
.flip_h = 0,
.flip_v = 0,
.port = TEGRA_CAMERA_PORT_VIP,
.internal_sync = false,
.vip_h_active_start = 0x8F,
.vip_v_active_start = 0x12,
};
static struct soc_camera_link iclink_adv7180 = {
.board_info = &camera_i2c_adv7180,
.bus_id = -1, /* This must match the .id of tegra_vi01_device */
.i2c_adapter_id = 0,
.priv = &adv7180_platform_data,
};
static struct platform_device soc_camera_adv7180 = {
.dev = {
.platform_data = &iclink_adv7180,
},
.id = 0,
.name = "soc-camera-pdrv",
};
#endif /* CONFIG_VIDEO_ADV7180 | CONFIG_VIDEO_ADV7180_MODULE */
#if defined(CONFIG_VIDEO_ADV7280) || defined(CONFIG_VIDEO_ADV7280_MODULE)
static struct i2c_board_info camera_i2c_adv7280 = {
I2C_BOARD_INFO("adv7280", 0x21),
};
static struct tegra_camera_platform_data adv7280_platform_data = {
.disable_camera = tegra_camera_disable,
.enable_camera = tegra_camera_enable,
.flip_h = 0,
.flip_v = 0,
.internal_sync = false,
.port = TEGRA_CAMERA_PORT_VIP,
.vip_h_active_start = 0x44,
.vip_v_active_start = 0x27,
};
static struct soc_camera_link iclink_adv7280 = {
.board_info = &camera_i2c_adv7280,
.bus_id = -1, /* This must match the .id of tegra_vi01_device */
.i2c_adapter_id = 0,
.priv = &adv7280_platform_data,
};
static struct platform_device soc_camera_adv7280 = {
.dev = {
.platform_data = &iclink_adv7280,
},
.id = 1,
.name = "soc-camera-pdrv",
};
#endif /* CONFIG_VIDEO_ADV7280 | CONFIG_VIDEO_ADV7280_MODULE */
#if defined(CONFIG_SOC_CAMERA_AS0260) || \
defined(CONFIG_SOC_CAMERA_AS0260_MODULE)
static struct i2c_board_info camera_i2c_as0260soc = {
I2C_BOARD_INFO("as0260soc", 0x48),
};
static struct tegra_camera_platform_data as0260soc_platform_data = {
.continuous_clk = true,
.disable_camera = tegra_camera_disable,
.enable_camera = tegra_camera_enable,
.flip_h = 0,
.flip_v = 0,
.internal_sync = false,
.lanes = 2,
.port = TEGRA_CAMERA_PORT_VIP,
.vip_h_active_start = 0,
// .vip_h_active_start = 8F,
.vip_v_active_start = 0,
// .vip_v_active_start = 12,
};
static struct soc_camera_link iclink_as0260soc = {
.board_info = &camera_i2c_as0260soc,
.bus_id = -1, /* This must match the .id of tegra_vi01_device */
.i2c_adapter_id = 0,
.priv = &as0260soc_platform_data,
};
static struct platform_device soc_camera_as0260soc = {
.dev = {
.platform_data = &iclink_as0260soc,
},
.id = 2,
.name = "soc-camera-pdrv",
};
#endif /* CONFIG_SOC_CAMERA_AS0260 | CONFIG_SOC_CAMERA_AS0260_MODULE */
#if defined(CONFIG_SOC_CAMERA_MAX9526) || \
defined(CONFIG_SOC_CAMERA_MAX9526_MODULE)
static struct i2c_board_info camera_i2c_max9526 = {
I2C_BOARD_INFO("max9526", 0x20),
};
static struct tegra_camera_platform_data max9526_platform_data = {
.disable_camera = tegra_camera_disable,
.enable_camera = tegra_camera_enable,
.flip_h = 0,
.flip_v = 0,
.internal_sync = false,
.port = TEGRA_CAMERA_PORT_VIP,
.vip_h_active_start = 0x8F,
.vip_v_active_start = 0x12,
};
static struct soc_camera_link iclink_max9526 = {
.board_info = &camera_i2c_max9526,
.bus_id = -1, /* This must match the .id of tegra_vi01_device */
.i2c_adapter_id = 0,
.priv = &max9526_platform_data,
};
static struct platform_device soc_camera_max9526 = {
.dev = {
.platform_data = &iclink_max9526,
},
.id = 3,
.name = "soc-camera-pdrv",
};
#endif /* CONFIG_SOC_CAMERA_MAX9526 | CONFIG_SOC_CAMERA_MAX9526_MODULE */
#if defined(CONFIG_SOC_CAMERA_OV7670SOC) || \
defined(CONFIG_SOC_CAMERA_OV7670SOC_MODULE)
static struct i2c_board_info camera_i2c_ov7670soc = {
I2C_BOARD_INFO("ov7670soc", 0x21),
};
static struct tegra_camera_platform_data ov7670_platform_data = {
.disable_camera = tegra_camera_disable,
.enable_camera = tegra_camera_enable,
.flip_h = 0,
.flip_v = 0,
.internal_sync = false,
.port = TEGRA_CAMERA_PORT_VIP,
.vip_h_active_start = 0x8F,
.vip_v_active_start = 0x12,
};
static struct soc_camera_link iclink_ov7670soc = {
.board_info = &camera_i2c_ov7670soc,
.bus_id = -1, /* This must match the .id of tegra_vi01_device */
.i2c_adapter_id = 0,
.priv = &ov7670_platform_data,
};
static struct platform_device soc_camera_ov7670soc = {
.dev = {
.platform_data = &iclink_ov7670soc,
},
.id = 4,
.name = "soc-camera-pdrv",
};
#endif /* CONFIG_SOC_CAMERA_OV7670SOC | CONFIG_SOC_CAMERA_OV7670SOC_MODULE */
#if defined(CONFIG_SOC_CAMERA_TVP5150) || \
defined(CONFIG_SOC_CAMERA_TVP5150_MODULE)
static struct i2c_board_info camera_i2c_tvp5150soc = {
I2C_BOARD_INFO("tvp5150soc", 0x5d),
};
static struct tegra_camera_platform_data tvp5150soc_platform_data = {
.disable_camera = tegra_camera_disable,
.enable_camera = tegra_camera_enable,
.flip_h = 0,
.flip_v = 0,
.internal_sync = false,
.port = TEGRA_CAMERA_PORT_VIP,
.vip_h_active_start = 0x8F,
.vip_v_active_start = 0x12,
};
static struct soc_camera_link iclink_tvp5150soc = {
.board_info = &camera_i2c_tvp5150soc,
.bus_id = -1, /* This must match the .id of tegra_vi01_device */
.i2c_adapter_id = 0,
.priv = &tvp5150soc_platform_data,
};
static struct platform_device soc_camera_tvp5150soc = {
.dev = {
.platform_data = &iclink_tvp5150soc,
},
.id = 5,
.name = "soc-camera-pdrv",
};
#endif /* CONFIG_SOC_CAMERA_TVP5150 | CONFIG_SOC_CAMERA_TVP5150_MODULE */
#endif /* CONFIG_VIDEO_TEGRA | CONFIG_VIDEO_TEGRA_MODULE */
/* CAN */
#if ((defined(CONFIG_CAN_MCP251X) || defined(CONFIG_CAN_MCP251X_MODULE)) && \
(defined(CONFIG_CAN_SJA1000) || defined(CONFIG_CAN_SJA1000_MODULE)))
#error either enable MCP251X or SJA1000 but not both
#endif
#if defined(CONFIG_CAN_MCP251X) || defined(CONFIG_CAN_MCP251X_MODULE)
/*
* Colibri EvalBoard V3.1a/MECS Tellurium xPOD CAN module featuring MCP2515 SPI
* CAN controller
*/
#ifdef MECS_TELLURIUM_XPOD2
#define CAN_CS_GPIO TEGRA_GPIO_PB7 /* SSPFRM2 */
/* active low interrupt (MCP2515 nINT) */
#define CAN_INTERRUPT_GPIO TEGRA_GPIO_PK3
/* active high reset (not MCP2515 nRESET) */
#define CAN_RESET_GPIO TEGRA_GPIO_PK2
#else
/* active low interrupt (MCP2515 nINT) */
#define CAN_INTERRUPT_GPIO TEGRA_GPIO_PA0
#ifdef MECS_TELLURIUM
/* active high reset (not MCP2515 nRESET) */
#define CAN_RESET_GPIO TEGRA_GPIO_PK4
#endif
#endif
static int __init colibri_t20_mcp2515_setup(struct spi_device *spi)
{
#ifdef MECS_TELLURIUM
int gpio_status;
#endif
printk("Colibri EvalBoard V3.1a/MECS Tellurium xPOD CAN "
"Initialisation\n");
#ifdef MECS_TELLURIUM
/* configure MCP2515 reset line as output and pull high into reset */
gpio_status = gpio_request(CAN_RESET_GPIO, "CAN_RESET_GPIO");
if (gpio_status < 0)
pr_warning("CAN_RESET_GPIO request GPIO FAILED\n");
gpio_status = gpio_direction_output(CAN_RESET_GPIO, 1);
if (gpio_status < 0)
pr_warning("CAN_RESET_GPIO request GPIO DIRECTION FAILED\n");
udelay(2);
/* pull out of reset */
gpio_set_value(CAN_RESET_GPIO, 0);
#else
/* Note: EvalBoard uses regular system reset aka RESET_OUT# on SODIMM 87
to reset the MCP2515. */
#endif
return 0;
}
#ifndef MECS_TELLURIUM_XPOD2
static struct tegra_spi_device_controller_data mcp251x_controller_data = {
.cs_hold_clk_count = 1, /* at least 50 ns */
.cs_setup_clk_count = 1, /* at least 50 ns */
.is_hw_based_cs = 1,
};
#endif /* MECS_TELLURIUM_XPOD2 */
static struct mcp251x_platform_data mcp251x_pdata = {
.board_specific_setup = colibri_t20_mcp2515_setup,
.oscillator_frequency = 16000000,
.power_enable = NULL,
.transceiver_enable = NULL
};
static struct spi_board_info mcp251x_board_info[] = {
{
#ifndef MECS_TELLURIUM_XPOD2
.bus_num = 3,
#else
.bus_num = 4,
#endif
.chip_select = 0,
#ifdef MECS_TELLURIUM_XPOD2
.controller_data = (void *) CAN_CS_GPIO,
#else
.controller_data = &mcp251x_controller_data,
#endif
.max_speed_hz = 10000000,
.modalias = "mcp2515",
.platform_data = &mcp251x_pdata,
},
};
static void __init colibri_t20_mcp2515_can_init(void)
{
mcp251x_board_info[0].irq = gpio_to_irq(CAN_INTERRUPT_GPIO);
spi_register_board_info(mcp251x_board_info,
ARRAY_SIZE(mcp251x_board_info));
}
#else /* CONFIG_CAN_MCP251X | CONFIG_CAN_MCP251X_MODULE */
#define colibri_t20_mcp2515_can_init() do {} while (0)
#endif /* CONFIG_CAN_MCP251X | CONFIG_CAN_MCP251X_MODULE */
#if defined(CONFIG_CAN_SJA1000) || defined(CONFIG_CAN_SJA1000_MODULE)
#define CAN_BASE_TEG 0xd0000000 /* GMI_CS4_N */
static struct resource colibri_can_resource[] = {
[0] = {
.start = CAN_BASE_TEG, /* address */
.end = CAN_BASE_TEG + 0xff, /* data */
.flags = IORESOURCE_MEM,
},
[1] = {
/* interrupt assigned during initialisation */
.flags = IORESOURCE_IRQ | IORESOURCE_IRQ_LOWEDGE,
}
};
static struct sja1000_platform_data colibri_can_platdata = {
.osc_freq = 24000000,
.ocr = (OCR_MODE_NORMAL | OCR_TX0_PUSHPULL),
.cdr = CDR_CLK_OFF | /* Clock off (CLKOUT pin) */
CDR_CBP, /* CAN input comparator bypass */
};
static struct platform_device colibri_can_device = {
.name = "sja1000_platform",
.id = 0,
.num_resources = ARRAY_SIZE(colibri_can_resource),
.resource = colibri_can_resource,
.dev = {
.platform_data = &colibri_can_platdata,
}
};
#endif /* CONFIG_CAN_SJA1000 | CONFIG_CAN_SJA1000_MODULE */
/* Clocks */
static struct tegra_clk_init_table colibri_t20_clk_init_table[] __initdata = {
/* name parent rate enabled */
{"blink", "clk_32k", 32768, false},
/* SMSC3340 REFCLK 24 MHz */
{"pll_p_out4", "pll_p", 24000000, true},
{"pwm", "clk_m", 0, false},
{"spdif_out", "pll_a_out0", 0, false},
//required otherwise getting disabled by "Disabling clocks left on by
//bootloader" stage
{"uarta", "pll_p", 216000000, true},
//required otherwise uses pll_p_out4 as parent and changing its rate to 72 MHz
{"sclk", "pll_p_out3", 108000000, true},
/* AC97 incl. touch (note: unfortunately no clk source mux exists) */
{"ac97", "pll_a_out0", 24576000, true},
/* WM9715L XTL_IN 24.576 MHz */
//[ 0.372722] Unable to set parent pll_a_out0 of clock cdev1: -38
// {"cdev1", "pll_a_out0", 24576000, true},
// {"pll_a_out0", "pll_a", 24576000, true},
{"vde", "pll_c", 240000000, false},
{"ndflash", "pll_p", 108000000, false},
{"nor", "pll_p", 86500000, true},
//[ 2.284308] kernel BUG at drivers/spi/spi-tegra.c:254!
//[ 2.289454] Unable to handle kernel NULL pointer dereference at virtual
// address 00000000
{"sbc4", "pll_p", 12000000, false},
{NULL, NULL, 0, 0},
};
/* GPIO */
static struct gpio colibri_t20_gpios[] = {
#if !defined(IRIS) && !defined(CONFIG_CAN_MCP251X) && \
!defined(CONFIG_CAN_MCP251X_MODULE) && \
!defined(CONFIG_CAN_SJA1000) && \
!defined(CONFIG_CAN_SJA1000_MODULE)
//conflicts with CAN interrupt on Colibri Evaluation Board and MECS Tellurium
//xPOD1 CAN
//conflicts with DAC_PSAVE# on Iris
{TEGRA_GPIO_PA0, GPIOF_IN, "SODIMM pin 73"},
#endif
{TEGRA_GPIO_PA2, GPIOF_IN, "SODIMM pin 186"},
{TEGRA_GPIO_PA3, GPIOF_IN, "SODIMM pin 184"},
{TEGRA_GPIO_PB2, GPIOF_IN, "SODIMM pin 154"},
#if !defined(CONFIG_SPI_GPIO) && !defined(CONFIG_SPI_GPIO_MODULE)
//conflicts with MECS Tellurium xPOD2 SSPCLK2
{TEGRA_GPIO_PB6, GPIOF_IN, "SODIMM pin 55"},
#endif
#ifndef MECS_TELLURIUM_XPOD2
//conflicts with MECS Tellurium xPOD2 SSPFRM2
{TEGRA_GPIO_PB7, GPIOF_IN, "SODIMM pin 63"},
#endif
#ifndef COLIBRI_T20_VI
{TEGRA_GPIO_PD5, GPIOF_IN, "SODI-98, Iris X16-13"},
{TEGRA_GPIO_PD6, GPIOF_IN, "SODIMM pin 81"},
{TEGRA_GPIO_PD7, GPIOF_IN, "SODIMM pin 94"},
#endif
{TEGRA_GPIO_PI3, GPIOF_IN, "SODIMM pin 130"},
{TEGRA_GPIO_PI6, GPIOF_IN, "SODIMM pin 132"},
//conflicts with GMI_ADV_N used for multiplexed address/data bus
{TEGRA_GPIO_PK0, GPIOF_IN, "SODIMM pin 150"},
//multiplexed OWR
{TEGRA_GPIO_PK1, GPIOF_IN, "SODIMM pin 152"},
#if !defined(MECS_TELLURIUM) || (!defined(CONFIG_CAN_MCP251X) && \
!defined(CONFIG_CAN_MCP251X_MODULE))
//conflicts with CAN reset on MECS Tellurium xPOD1 CAN
{TEGRA_GPIO_PK4, GPIOF_IN, "SODIMM pin 106"},
#endif
// {TEGRA_GPIO_PK5, GPIOF_IN, "USBC_DET"},
#ifndef CONFIG_KEYBOARD_GPIO
//conflicts with menu key
{TEGRA_GPIO_PK6, GPIOF_IN, "SODIMM pin 135"},
#endif
#ifndef COLIBRI_T20_VI
{TEGRA_GPIO_PL0, GPIOF_IN, "SOD-101, Iris X16-16"},
{TEGRA_GPIO_PL1, GPIOF_IN, "SOD-103, Iris X16-15"},
//conflicts with Ethernet interrupt on Protea
{TEGRA_GPIO_PL2, GPIOF_IN, "SODI-79, Iris X16-19"},
{TEGRA_GPIO_PL3, GPIOF_IN, "SODI-97, Iris X16-17"},
{TEGRA_GPIO_PL6, GPIOF_IN, "SODI-85, Iris X16-18"},
{TEGRA_GPIO_PL7, GPIOF_IN, "SODIMM pin 65"},
#endif
//multiplexed SPI2_CS0_N, SPI2_MISO, SPI2_MOSI and SPI2_SCK
{TEGRA_GPIO_PM2, GPIOF_IN, "SODIMM pin 136"},
{TEGRA_GPIO_PM3, GPIOF_IN, "SODIMM pin 138"},
{TEGRA_GPIO_PM4, GPIOF_IN, "SODIMM pin 140"},
{TEGRA_GPIO_PM5, GPIOF_IN, "SODIMM pin 142"},
#ifndef GMI_32BIT
{TEGRA_GPIO_PN0, GPIOF_IN, "SODIMM pin 174"},
{TEGRA_GPIO_PN1, GPIOF_IN, "SODIMM pin 176"},
{TEGRA_GPIO_PN2, GPIOF_IN, "SODIMM pin 178"},
{TEGRA_GPIO_PN3, GPIOF_IN, "SODIMM pin 180"},
#endif
{TEGRA_GPIO_PN4, GPIOF_IN, "SODIMM pin 160"},
{TEGRA_GPIO_PN5, GPIOF_IN, "SODIMM pin 158"},
{TEGRA_GPIO_PN6, GPIOF_IN, "SODIMM pin 162"},
//conflicts with ADDRESS13
{TEGRA_GPIO_PP4, GPIOF_IN, "SODIMM pin 120"},
//conflicts with ADDRESS14
{TEGRA_GPIO_PP5, GPIOF_IN, "SODIMM pin 122"},
//conflicts with ADDRESS15
{TEGRA_GPIO_PP6, GPIOF_IN, "SODIMM pin 124"},
{TEGRA_GPIO_PP7, GPIOF_IN, "SODIMM pin 188"},
#ifndef COLIBRI_T20_VI
{TEGRA_GPIO_PT0, GPIOF_IN, "SODIMM pin 96"},
{TEGRA_GPIO_PT1, GPIOF_IN, "SODIMM pin 75"},
#endif
{TEGRA_GPIO_PT2, GPIOF_IN, "SODIMM pin 69"},
#ifndef CONFIG_KEYBOARD_GPIO
//conflicts with find key
{TEGRA_GPIO_PT3, GPIOF_IN, "SODIMM pin 77"},
#endif
//conflicts with BL_ON
// {TEGRA_GPIO_PT4, GPIOF_IN, "SODIMM pin 71"},
//conflicts with ADDRESS12
{TEGRA_GPIO_PU6, GPIOF_IN, "SODIMM pin 118"},
#ifndef CONFIG_KEYBOARD_GPIO
//conflicts with power key (WAKE1)
{TEGRA_GPIO_PV3, GPIOF_IN, "SODI-45, Iris X16-20"},
#endif
{TEGRA_GPIO_PX4, GPIOF_IN, "SODIMM pin 134"},
{TEGRA_GPIO_PX6, GPIOF_IN, "102, I X13 ForceOFF#"},
{TEGRA_GPIO_PX7, GPIOF_IN, "104, I X14 ForceOFF#"},
{TEGRA_GPIO_PZ2, GPIOF_IN, "SODIMM pin 156"},
{TEGRA_GPIO_PZ4, GPIOF_IN, "SODIMM pin 164"},
#if !defined(GMI_32BIT) && !defined SDHCI_8BIT
{TEGRA_GPIO_PAA4, GPIOF_IN, "SODIMM pin 166"},
{TEGRA_GPIO_PAA5, GPIOF_IN, "SODIMM pin 168"},
{TEGRA_GPIO_PAA6, GPIOF_IN, "SODIMM pin 170"},
{TEGRA_GPIO_PAA7, GPIOF_IN, "SODIMM pin 172"},
#endif
#ifndef CONFIG_KEYBOARD_GPIO
//conflicts with back key
{TEGRA_GPIO_PBB2, GPIOF_IN, "SOD-133, Iris X16-14"},
//conflicts with home key
{TEGRA_GPIO_PBB3, GPIOF_IN, "SODIMM pin 127"},
//conflicts with volume up key
{TEGRA_GPIO_PBB4, GPIOF_IN, "SODIMM pin 22"},
//conflicts with volume down key
{TEGRA_GPIO_PBB5, GPIOF_IN, "SODIMM pin 24"},
#endif
};
static void colibri_t20_gpio_init(void)
{
int i = 0;
int length = sizeof(colibri_t20_gpios) / sizeof(struct gpio);
int err = 0;
for (i = 0; i < length; i++) {
err = gpio_request_one(colibri_t20_gpios[i].gpio,
colibri_t20_gpios[i].flags,
colibri_t20_gpios[i].label);
if (err) {
pr_warning("gpio_request(%s) failed, err = %d",
colibri_t20_gpios[i].label, err);
} else {
gpio_export(colibri_t20_gpios[i].gpio, true);
}
}
}
/*
* Fusion touch screen GPIOs (using Toradex display/touch adapater)
* Iris X16-38, SODIMM pin 28 (PWM B), pen down interrupt
* Iris X16-39, SODIMM pin 30 (PWM C), reset
* gpio_request muxes the GPIO function automatically, we only have to make
* sure input/output muxing is done here...
*/
static struct fusion_f0710a_init_data colibri_fusion_pdata = {
.pinmux_fusion_pins = NULL,
.gpio_int = TEGRA_GPIO_PB5, /* SO-DIMM 28: Pen down interrupt */
.gpio_reset = TEGRA_GPIO_PA6, /* SO-DIMM 30: Reset interrupt */
};
/*
* Atmel touch screen GPIOs (using Toradex display/touch adapter)
* Aster X3-4, SODIMM pin 107 , pen down interrupt
* gpio_request muxes the GPIO function automatically, we only have to make
* sure input/output muxing is done and the GPIO is freed here.
*/
static struct mxt_platform_data colibri_atmel_pdata = {
.suspend_mode = MXT_SUSPEND_T9_CTRL,
.irqflags = IRQF_TRIGGER_FALLING,
};
/* I2C */
/* GEN1_I2C: I2C_SDA/SCL on SODIMM pin 194/196 (e.g. RTC on carrier board) */
static struct i2c_board_info colibri_t20_i2c_bus1_board_info[] __initdata = {
{
/* M41T0M6 real time clock on Iris carrier board */
I2C_BOARD_INFO("rtc-ds1307", 0x68),
.type = "m41t00",
},
{
/* TouchRevolution Fusion 7 and 10 multi-touch controller */
I2C_BOARD_INFO("fusion_F0710A", 0x10),
.platform_data = &colibri_fusion_pdata,
},
{
/* Atmel MAX TS 7 multi-touch controller */
I2C_BOARD_INFO("atmel_mxt_ts", 0x4a),
.platform_data = &colibri_atmel_pdata,
#ifdef USE_CAPACITIVE_TOUCH_ADAPTER
.irq = TEGRA_GPIO_TO_IRQ( TEGRA_GPIO_PB5 ),
#else
.irq = TEGRA_GPIO_TO_IRQ( TEGRA_GPIO_PK3 ),
#endif
},
};
static struct tegra_i2c_platform_data colibri_t20_i2c1_platform_data = {
.adapter_nr = 0,
.arb_recovery = arb_lost_recovery,
.bus_clk_rate = {400000, 0},
.bus_count = 1,
.scl_gpio = {I2C_SCL, 0},
.sda_gpio = {I2C_SDA, 0},
.slave_addr = 0x00FC,
};
/* GEN2_I2C: unused */
/* DDC_CLOCK/DATA on X3 pin 15/16 (e.g. display EDID) */
static struct tegra_i2c_platform_data colibri_t20_i2c2_platform_data = {
.adapter_nr = 1,
.arb_recovery = arb_lost_recovery,
.bus_clk_rate = {10000, 10000},
.bus_count = 1,
.slave_addr = 0x00FC,
};
/* PWR_I2C: power I2C to PMIC and temperature sensor */
static void lm95245_probe_callback(struct device *dev);
static struct lm95245_platform_data colibri_t20_lm95245_pdata = {
.enable_os_pin = true,
.probe_callback = lm95245_probe_callback,
};
static struct i2c_board_info colibri_t20_i2c_bus4_board_info[] __initdata = {
{
/* LM95245 temperature sensor */
I2C_BOARD_INFO("lm95245", 0x4c),
.platform_data = &colibri_t20_lm95245_pdata,
},
};
static struct tegra_i2c_platform_data colibri_t20_dvc_platform_data = {
.adapter_nr = 4,
.arb_recovery = arb_lost_recovery,
.bus_clk_rate = {100000, 0},
.bus_count = 1,
.is_dvc = true,
.scl_gpio = {PWR_I2C_SCL, 0},
.sda_gpio = {PWR_I2C_SDA, 0},
};
static void colibri_t20_i2c_init(void)
{
tegra_i2c_device1.dev.platform_data = &colibri_t20_i2c1_platform_data;
tegra_i2c_device2.dev.platform_data = &colibri_t20_i2c2_platform_data;
tegra_i2c_device4.dev.platform_data = &colibri_t20_dvc_platform_data;
platform_device_register(&tegra_i2c_device1);
platform_device_register(&tegra_i2c_device2);
platform_device_register(&tegra_i2c_device4);
i2c_register_board_info(0, colibri_t20_i2c_bus1_board_info,
ARRAY_SIZE(colibri_t20_i2c_bus1_board_info));
i2c_register_board_info(4, colibri_t20_i2c_bus4_board_info,
ARRAY_SIZE(colibri_t20_i2c_bus4_board_info));
}
/* Keys
* Note: active-low means pull-ups required on carrier board resp. via
* pin-muxing
* Note2: power-key active-high due to EvalBoard v3.1a having 100 K pull-down
* on SODIMM pin 45
* Note3: menu-key active-high due to strong pull-down on multiplexed
* ACC1_DETECT
* Note4: Wake keys need to be supported by hardware, see wakeups-t2.h
*/
#ifdef CONFIG_KEYBOARD_GPIO
#define GPIO_KEY(_id, _gpio, _lowactive, _iswake) \
{ \
.code = _id, \
.gpio = TEGRA_GPIO_##_gpio, \
.active_low = _lowactive, \
.desc = #_id, \
.type = EV_KEY, \
.wakeup = _iswake, \
.debounce_interval = 10, \
}
static struct gpio_keys_button colibri_t20_keys[] = {
GPIO_KEY(KEY_FIND, PT3, 1, 0), /* SODIMM pin 77 */
GPIO_KEY(KEY_HOME, PBB3, 1, 0), /* SODIMM pin 127 */
GPIO_KEY(KEY_BACK, PBB2, 1, 0), /* SODIMM pin 133,
Iris X16-14 */
GPIO_KEY(KEY_VOLUMEUP, PBB4, 1, 0), /* SODIMM pin 22 */
GPIO_KEY(KEY_VOLUMEDOWN, PBB5, 1, 0), /* SODIMM pin 24 */
GPIO_KEY(KEY_POWER, PV3, 0, 1), /* SODIMM pin 45,
Iris X16-20 */
GPIO_KEY(KEY_MENU, PK6, 0, 0), /* SODIMM pin 135 */
};
#define PMC_WAKE_STATUS 0x14
static int colibri_t20_wakeup_key(void)
{
unsigned long status =
readl(IO_ADDRESS(TEGRA_PMC_BASE) + PMC_WAKE_STATUS);
return (status & (1 << TEGRA_WAKE_GPIO_PV3)) ?
KEY_POWER : KEY_RESERVED;
}
static struct gpio_keys_platform_data colibri_t20_keys_platform_data = {
.buttons = colibri_t20_keys,
.nbuttons = ARRAY_SIZE(colibri_t20_keys),
.wakeup_key = colibri_t20_wakeup_key,
};
static struct platform_device colibri_t20_keys_device = {
.name = "gpio-keys",
.id = 0,
.dev = {
.platform_data = &colibri_t20_keys_platform_data,
},
};
#endif /* CONFIG_KEYBOARD_GPIO */
#ifndef GMI_32BIT
/* MMC/SD */
static struct tegra_sdhci_platform_data colibri_t20_sdhci_platform_data = {
.cd_gpio = MMC_CD,
#ifndef SDHCI_8BIT
.is_8bit = 0,
#else
.is_8bit = 1,
#endif
.power_gpio = -1,
.wp_gpio = -1,
};
int __init colibri_t20_sdhci_init(void)
{
tegra_sdhci_device4.dev.platform_data =
&colibri_t20_sdhci_platform_data;
platform_device_register(&tegra_sdhci_device4);
return 0;
}
#endif /* !GMI_32BIT */
/* NAND */
static struct tegra_nand_chip_parms nand_chip_parms[] = {
/* Micron MT29F4G08ABBDAH4 */
[0] = {
.vendor_id = 0x2C,
.device_id = 0xAC,
.read_id_fourth_byte = 0x15,
.capacity = 512,
.timing = {
.trp = 12,
.trh = 10, /* tREH */
.twp = 12,
.twh = 10,
.tcs = 20, /* Max(tCS, tCH, tALS, tALH) */
.twhr = 80,
.tcr_tar_trr = 20, /* Max(tCR, tAR, tRR) */
.twb = 100,
.trp_resp = 12, /* tRP */
.tadl = 70,
},
},
/* Micron MT29F4G08ABBEAH4 */
[1] = {
.vendor_id = 0x2C,
.device_id = 0xAC,
.read_id_fourth_byte = 0x26,
.capacity = 512,
.timing = {
.trp = 15,
.trh = 10, /* tREH */
.twp = 15,
.twh = 10,
.tcs = 25, /* Max(tCS, tCH, tALS, tALH) */
.twhr = 80,
.tcr_tar_trr = 20, /* Max(tCR, tAR, tRR) */
.twb = 100,
.trp_resp = 15, /* tRP */
.tadl = 100,
},
},
/* Micron MT29F8G08ABCBB on Colibri T20 before V1.2 */
[2] = {
.vendor_id = 0x2C,
.device_id = 0x38,
.read_id_fourth_byte = 0x26,
.capacity = 1024,
.timing = {
/* timing mode 4 */
.trp = 12,
.trh = 10, /* tREH */
.twp = 12,
.twh = 10,
.tcs = 20, /* Max(tCS, tCH, tALS, tALH) */
.twhr = 60,
.tcr_tar_trr = 20, /* Max(tCR, tAR, tRR) */
.twb = 100,
.trp_resp = 12, /* tRP */
.tadl = 70,
},
},
/* Micron MT29F8G08ADBDAH4 */
[3] = {
.vendor_id = 0x2C,
.device_id = 0xA3,
.read_id_fourth_byte = 0x15,
.capacity = 1024,
.timing = {
.trp = 12,
.trh = 10, /* tREH */
.twp = 12,
.twh = 10,
.tcs = 20, /* Max(tCS, tCH, tALS, tALH) */
.twhr = 80,
.tcr_tar_trr = 20, /* Max(tCR, tAR, tRR) */
.twb = 100,
.trp_resp = 12, /* tRP */
.tadl = 70,
},
},
/* Micron MT29F8G08ABBCA */
[4] = {
.vendor_id = 0x2C,
.device_id = 0xA3,
.read_id_fourth_byte = 0x26,
.capacity = 1024,
.timing = {
.trp = 15,
.trh = 10, /* tREH */
.twp = 15,
.twh = 10,
.tcs = 25, /* Max(tCS, tCH, tALS, tALH) */
.twhr = 80,
.tcr_tar_trr = 20, /* Max(tCR, tAR, tRR) */
.twb = 100,
.trp_resp = 15, /* tRP */
.tadl = 100,
},
},
/* Samsung K9K8G08U0B */
[5] = {
.vendor_id = 0xec,
.device_id = 0xd3,
.read_id_fourth_byte = 0x95,
.capacity = 1024,
.timing = {
.trp = 12, /* tRP, ND_nRE pulse width */
.trh = 100, /* tRHZ, ND_nRE high
duration */
.twp = 12, /* tWP, ND_nWE pulse time */
.twh = 10, /* tWH, ND_nWE high duration */
.tcs = 20, /* Max(tCS, tCH, tALS, tALH) */
.twhr = 60, /* tWHR, ND_nWE high to ND_nRE
low delay for status read */
.tcr_tar_trr = 20, /* Max(tCR, tAR, tRR) */
.twb = 100,
.trp_resp = 12, /* tRP */
.tadl = 70,
},
},
};
struct tegra_nand_platform colibri_t20_nand_data = {
.max_chips = 8,
.chip_parms = nand_chip_parms,
.nr_chip_parms = ARRAY_SIZE(nand_chip_parms),
.wp_gpio = NAND_WP_N,
};
static struct resource resources_nand[] = {
[0] = {
.start = INT_NANDFLASH,
.end = INT_NANDFLASH,
.flags = IORESOURCE_IRQ,
},
};
static struct platform_device tegra_nand_device = {
.name = "tegra_nand",
.id = -1,
.num_resources = ARRAY_SIZE(resources_nand),
.resource = resources_nand,
.dev = {
.platform_data = &colibri_t20_nand_data,
},
};
/* PWM LEDs */
static struct led_pwm tegra_leds_pwm[] = {
#ifdef MECS_TELLURIUM
{
.name = "PWM<A>",
.pwm_id = 0,
.max_brightness = 255,
.pwm_period_ns = 19600,
},
#endif /* MECS_TELLURIUM */
{
.name = "PWM<B>",
.pwm_id = 1,
.max_brightness = 255,
.pwm_period_ns = 19600,
},
#ifndef MECS_TELLURIUM
{
.name = "PWM<C>",
.pwm_id = 2,
.max_brightness = 255,
.pwm_period_ns = 19600,
},
#endif /* !MECS_TELLURIUM */
{
.name = "PWM<D>",
.pwm_id = 3,
.max_brightness = 255,
.pwm_period_ns = 19600,
},
};
static struct led_pwm_platform_data tegra_leds_pwm_data = {
.num_leds = ARRAY_SIZE(tegra_leds_pwm),
.leds = tegra_leds_pwm,
};
static struct platform_device tegra_led_pwm_device = {
.name = "leds_pwm",
.id = -1,
.dev = {
.platform_data = &tegra_leds_pwm_data,
},
};
/* RTC */
#ifdef CONFIG_RTC_DRV_TEGRA
static struct resource tegra_rtc_resources[] = {
[0] = {
.start = TEGRA_RTC_BASE,
.end = TEGRA_RTC_BASE + TEGRA_RTC_SIZE - 1,
.flags = IORESOURCE_MEM,
},
[1] = {
.start = INT_RTC,
.end = INT_RTC,
.flags = IORESOURCE_IRQ,
},
};
static struct platform_device tegra_rtc_device = {
.name = "tegra_rtc",
.id = -1,
.resource = tegra_rtc_resources,
.num_resources = ARRAY_SIZE(tegra_rtc_resources),
};
#endif /* CONFIG_RTC_DRV_TEGRA */
/* SPI */
#if defined(CONFIG_SPI_GPIO) || defined(CONFIG_SPI_GPIO_MODULE)
#ifdef MECS_TELLURIUM_XPOD2
struct spi_gpio_platform_data xpod2_spi_platform_data = {
.sck = TEGRA_GPIO_PB6, /* SSPCLK2 */
.mosi = TEGRA_GPIO_PW2, /* SSPTXD2 */
.miso = TEGRA_GPIO_PW3, /* SSPRXD2 */
.num_chipselect = 1,
};
static struct platform_device xpod2_spi_device = {
.name = "spi_gpio",
.id = 4,
.dev = {
.platform_data = &xpod2_spi_platform_data,
}
};
#endif /* MECS_TELLURIUM_XPOD2 */
#endif /* CONFIG_SPI_GPIO | CONFIG_SPI_GPIO_MODULE */
#if defined(CONFIG_SPI_TEGRA) && defined(CONFIG_SPI_SPIDEV)
static struct tegra_spi_device_controller_data spidev_controller_data = {
.cs_hold_clk_count = 1,
.cs_setup_clk_count = 1,
.is_hw_based_cs = 1,
};
static struct spi_board_info tegra_spi_devices[] __initdata = {
{
.bus_num = 3, /* SPI4: Colibri SSP */
#if !defined(CONFIG_CAN_MCP251X) && !defined(CONFIG_CAN_MCP251X_MODULE)
.chip_select = 0,
#else /* !CONFIG_CAN_MCP251X & !CONFIG_CAN_MCP251X_MODULE */
.chip_select = 1,
#endif /* !CONFIG_CAN_MCP251X & !CONFIG_CAN_MCP251X_MODULE */
.controller_data = &spidev_controller_data,
.irq = 0,
.max_speed_hz = 50000000,
.modalias = "spidev",
.mode = SPI_MODE_0,
.platform_data = NULL,
},
};
static void __init colibri_t20_register_spidev(void)
{
spi_register_board_info(tegra_spi_devices,
ARRAY_SIZE(tegra_spi_devices));
}
#else /* CONFIG_SPI_TEGRA & CONFIG_SPI_SPIDEV */
#define colibri_t20_register_spidev() do {} while (0)
#endif /* CONFIG_SPI_TEGRA & CONFIG_SPI_SPIDEV */
/* Thermal throttling
Note: As our hardware only allows triggering an interrupt on
over-temperature shutdown we first use it to catch entering throttle
and only then set it up to catch an actual over-temperature shutdown.
While throttling we setup a workqueue to catch leaving it again. */
static int colibri_t20_shutdown_temp = 115000;
static int colibri_t20_throttle_hysteresis = 3000;
static int colibri_t20_throttle_temp = 90000;
static struct device *lm95245_device = NULL;
static int thermd_alert_irq_disabled = 0;
struct work_struct thermd_alert_work;
struct workqueue_struct *thermd_alert_workqueue;
/* Over-temperature shutdown OS pin GPIO interrupt handler */
static irqreturn_t thermd_alert_irq(int irq, void *data)
{
disable_irq_nosync(irq);
thermd_alert_irq_disabled = 1;
queue_work(thermd_alert_workqueue, &thermd_alert_work);
return IRQ_HANDLED;
}
/* Gets both entered by THERMD_ALERT GPIO interrupt as well as re-scheduled
while throttling. */
static void thermd_alert_work_func(struct work_struct *work)
{
int temp = 0;
lm95245_get_remote_temp(lm95245_device, &temp);
if (temp > colibri_t20_shutdown_temp) {
/* First check for hardware over-temperature condition mandating
immediate shutdown */
pr_err("over-temperature condition %d degC reached, initiating "
"immediate shutdown", temp);
kernel_power_off();
} else if (temp < colibri_t20_throttle_temp -
colibri_t20_throttle_hysteresis) {
/* Make sure throttling gets disabled again */
if (tegra_is_throttling()) {
tegra_throttling_enable(false);
lm95245_set_remote_os_limit(lm95245_device,
colibri_t20_throttle_temp);
}
} else if (temp < colibri_t20_throttle_temp) {
/* Operating within hysteresis so keep re-scheduling to catch
leaving below throttle again */
if (tegra_is_throttling()) {
msleep(100);
queue_work(thermd_alert_workqueue, &thermd_alert_work);
}
} else if (temp >= colibri_t20_throttle_temp) {
/* Make sure throttling gets enabled and set shutdown limit */
if (!tegra_is_throttling()) {
tegra_throttling_enable(true);
lm95245_set_remote_os_limit(lm95245_device,
colibri_t20_shutdown_temp);
}
/* And re-schedule again */
msleep(100);
queue_work(thermd_alert_workqueue, &thermd_alert_work);
}
/* Avoid unbalanced enable for IRQ 367 */
if (thermd_alert_irq_disabled) {
thermd_alert_irq_disabled = 0;
enable_irq(gpio_to_irq(THERMD_ALERT));
}
}
static void colibri_t20_thermd_alert_init(void)
{
gpio_request(THERMD_ALERT, "THERMD_ALERT");
gpio_direction_input(THERMD_ALERT);
thermd_alert_workqueue = create_singlethread_workqueue("THERMD_ALERT");
INIT_WORK(&thermd_alert_work, thermd_alert_work_func);
}
static void lm95245_probe_callback(struct device *dev)
{
lm95245_device = dev;
lm95245_set_remote_os_limit(lm95245_device, colibri_t20_throttle_temp);
if (request_irq(gpio_to_irq(THERMD_ALERT), thermd_alert_irq,
IRQF_TRIGGER_LOW, "THERMD_ALERT", NULL))
pr_err("%s: unable to register THERMD_ALERT interrupt\n",
__func__);
}
#ifdef CONFIG_DEBUG_FS
static int colibri_t20_thermal_get_throttle_temp(void *data, u64 *val)
{
*val = (u64)colibri_t20_throttle_temp;
return 0;
}
static int colibri_t20_thermal_set_throttle_temp(void *data, u64 val)
{
colibri_t20_throttle_temp = val;
if (!tegra_is_throttling() && lm95245_device)
lm95245_set_remote_os_limit(lm95245_device,
colibri_t20_throttle_temp);
return 0;
}
DEFINE_SIMPLE_ATTRIBUTE(throttle_fops,
colibri_t20_thermal_get_throttle_temp,
colibri_t20_thermal_set_throttle_temp,
"%llu\n");
static int colibri_t20_thermal_get_shutdown_temp(void *data, u64 *val)
{
*val = (u64)colibri_t20_shutdown_temp;
return 0;
}
static int colibri_t20_thermal_set_shutdown_temp(void *data, u64 val)
{
colibri_t20_shutdown_temp = val;
if (tegra_is_throttling() && lm95245_device)
lm95245_set_remote_os_limit(lm95245_device,
colibri_t20_shutdown_temp);
/* Carefull as we can only actively monitor one temperatur limit and
assumption is throttling is lower than shutdown one. */
if (colibri_t20_shutdown_temp < colibri_t20_throttle_temp)
colibri_t20_thermal_set_throttle_temp(NULL,
colibri_t20_shutdown_temp);
return 0;
}
DEFINE_SIMPLE_ATTRIBUTE(shutdown_fops,
colibri_t20_thermal_get_shutdown_temp,
colibri_t20_thermal_set_shutdown_temp,
"%llu\n");
static int __init colibri_t20_thermal_debug_init(void)
{
struct dentry *thermal_debugfs_root;
thermal_debugfs_root = debugfs_create_dir("thermal", 0);
if (!debugfs_create_file("throttle", 0644, thermal_debugfs_root,
NULL, &throttle_fops))
return -ENOMEM;
if (!debugfs_create_file("shutdown", 0644, thermal_debugfs_root,
NULL, &shutdown_fops))
return -ENOMEM;
return 0;
}
late_initcall(colibri_t20_thermal_debug_init);
#endif /* CONFIG_DEBUG_FS */
/* UART */
static struct platform_device *colibri_t20_uart_devices[] __initdata = {
&tegra_uarta_device, /* Colibri FFUART */
#ifndef GMI_32BIT
&tegra_uartd_device, /* Colibri BTUART */
#endif
&tegra_uartb_device, /* Colibri STDUART */
};
static struct uart_clk_parent uart_parent_clk[] = {
[0] = {.name = "pll_p"},
[1] = {.name = "pll_m"},
[2] = {.name = "clk_m"},
};
static struct tegra_uart_platform_data colibri_t20_uart_pdata;
static void __init uart_debug_init(void)
{
unsigned long rate;
struct clk *c;
/* UARTA is the debug port. */
pr_info("Selecting UARTA as the debug console\n");
colibri_t20_uart_devices[0] = &debug_uarta_device;
debug_uart_port_base = ((struct plat_serial8250_port *)(
debug_uarta_device.dev.platform_data))->mapbase;
debug_uart_clk = clk_get_sys("serial8250.0", "uarta");
/* Clock enable for the debug channel */
if (!IS_ERR_OR_NULL(debug_uart_clk)) {
rate = ((struct plat_serial8250_port *)(
debug_uarta_device.dev.platform_data))->uartclk;
pr_info("The debug console clock name is %s\n",
debug_uart_clk->name);
c = tegra_get_clock_by_name("pll_p");
if (IS_ERR_OR_NULL(c))
pr_err("Not getting the parent clock pll_p\n");
else
clk_set_parent(debug_uart_clk, c);
clk_enable(debug_uart_clk);
clk_set_rate(debug_uart_clk, rate);
} else {
pr_err("Not getting the clock %s for debug console\n",
debug_uart_clk->name);
}
}
static void __init colibri_t20_uart_init(void)
{
int i;
struct clk *c;
for (i = 0; i < ARRAY_SIZE(uart_parent_clk); ++i) {
c = tegra_get_clock_by_name(uart_parent_clk[i].name);
if (IS_ERR_OR_NULL(c)) {
pr_err("Not able to get the clock for %s\n",
uart_parent_clk[i].name);
continue;
}
uart_parent_clk[i].parent_clk = c;
uart_parent_clk[i].fixed_clk_rate = clk_get_rate(c);
}
colibri_t20_uart_pdata.parent_clk_list = uart_parent_clk;
colibri_t20_uart_pdata.parent_clk_count = ARRAY_SIZE(uart_parent_clk);
tegra_uarta_device.dev.platform_data = &colibri_t20_uart_pdata;
tegra_uartb_device.dev.platform_data = &colibri_t20_uart_pdata;
#ifndef GMI_32BIT
tegra_uartd_device.dev.platform_data = &colibri_t20_uart_pdata;
#endif
/* Register low speed only if it is selected */
if (!is_tegra_debug_uartport_hs())
uart_debug_init();
platform_add_devices(colibri_t20_uart_devices,
ARRAY_SIZE(colibri_t20_uart_devices));
}
/* USB */
//TODO: overcurrent
static struct tegra_usb_platform_data tegra_udc_pdata = {
.has_hostpc = false,
.op_mode = TEGRA_USB_OPMODE_DEVICE,
.phy_intf = TEGRA_USB_PHY_INTF_UTMI,
.port_otg = true,
.u_cfg.utmi = {
.elastic_limit = 16,
.hssync_start_delay = 0,
.idle_wait_delay = 17,
.term_range_adj = 6,
.xcvr_lsfslew = 2,
.xcvr_lsrslew = 2,
.xcvr_setup = 8,
.xcvr_setup_offset = 0,
.xcvr_use_fuses = 1,
},
.u_data.dev = {
.charging_supported = false,
.remote_wakeup_supported = false,
.vbus_gpio = -1,
.vbus_pmu_irq = 0,
},
};
static struct tegra_usb_platform_data tegra_ehci1_utmi_pdata = {
.has_hostpc = false,
.op_mode = TEGRA_USB_OPMODE_HOST,
.phy_intf = TEGRA_USB_PHY_INTF_UTMI,
.port_otg = true,
.u_cfg.utmi = {
.elastic_limit = 16,
.hssync_start_delay = 9,
.idle_wait_delay = 17,
.term_range_adj = 6,
.xcvr_lsfslew = 2,
.xcvr_lsrslew = 2,
.xcvr_setup = 8,
},
.u_data.host = {
.hot_plug = true,
.power_off_on_suspend = false,
.remote_wakeup_supported = false,
.vbus_gpio = -1,
.vbus_reg = NULL,
},
};
static void ulpi_link_platform_open(void)
{
int reset_gpio = USB3340_RESETB;
gpio_request(reset_gpio, "ulpi_phy_reset");
gpio_direction_output(reset_gpio, 0);
msleep(5);
gpio_direction_output(reset_gpio, 1);
}
static void ulpi_link_platform_post_phy_on(void)
{
/* enable VBUS */
gpio_set_value(LAN_V_BUS, 1);
/* reset */
gpio_set_value(LAN_RESET, 0);
udelay(5);
/* unreset */
gpio_set_value(LAN_RESET, 1);
}
static void ulpi_link_platform_pre_phy_off(void)
{
/* disable VBUS */
gpio_set_value(LAN_V_BUS, 0);
}
static struct tegra_usb_phy_platform_ops ulpi_link_plat_ops = {
.open = ulpi_link_platform_open,
.post_phy_on = ulpi_link_platform_post_phy_on,
.pre_phy_off = ulpi_link_platform_pre_phy_off,
};
static struct tegra_usb_platform_data tegra_ehci2_ulpi_link_pdata = {
.has_hostpc = false,
.op_mode = TEGRA_USB_OPMODE_HOST,
.ops = &ulpi_link_plat_ops,
.phy_intf = TEGRA_USB_PHY_INTF_ULPI_LINK,
.port_otg = false,
.u_cfg.ulpi = {
.clk = "cdev2",
.clock_out_delay = 1,
.data_trimmer = 4,
.dir_trimmer = 4,
.shadow_clk_delay = 10,
.stpdirnxt_trimmer = 4,
},
.u_data.host = {
.hot_plug = false,
.power_off_on_suspend = true,
.remote_wakeup_supported = false,
.vbus_gpio = -1,
.vbus_reg = NULL,
},
};
static struct tegra_usb_platform_data tegra_ehci3_utmi_pdata = {
.has_hostpc = false,
.op_mode = TEGRA_USB_OPMODE_HOST,
.phy_intf = TEGRA_USB_PHY_INTF_UTMI,
.port_otg = false,
.u_cfg.utmi = {
.elastic_limit = 16,
.hssync_start_delay = 9,
.idle_wait_delay = 17,
.term_range_adj = 6,
.xcvr_lsfslew = 2,
.xcvr_lsrslew = 2,
.xcvr_setup = 8,
},
.u_data.host = {
.hot_plug = true,
.power_off_on_suspend = false,
.remote_wakeup_supported = false,
#ifdef MECS_TELLURIUM_XPOD2
.vbus_gpio = -1,
#else
.vbus_gpio = USBH_PEN,
.vbus_gpio_inverted = 1,
#endif
.vbus_reg = NULL,
},
};
#ifndef CONFIG_USB_TEGRA_OTG
static struct platform_device *tegra_usb_otg_host_register(void)
{
struct platform_device *pdev;
void *platform_data;
int val;
pdev = platform_device_alloc(tegra_ehci1_device.name,
tegra_ehci1_device.id);
if (!pdev)
return NULL;
val = platform_device_add_resources(pdev, tegra_ehci1_device.resource,
tegra_ehci1_device.num_resources);
if (val)
goto error;
pdev->dev.dma_mask = tegra_ehci1_device.dev.dma_mask;
pdev->dev.coherent_dma_mask = tegra_ehci1_device.dev.coherent_dma_mask;
platform_data = kmalloc(sizeof(struct tegra_usb_platform_data),
GFP_KERNEL);
if (!platform_data)
goto error;
memcpy(platform_data, &tegra_ehci1_utmi_pdata,
sizeof(struct tegra_usb_platform_data));
pdev->dev.platform_data = platform_data;
val = platform_device_add(pdev);
if (val)
goto error_add;
return pdev;
error_add:
kfree(platform_data);
error:
pr_err("%s: failed to add the host controller device\n", __func__);
platform_device_put(pdev);
return NULL;
}
static void tegra_usb_otg_host_unregister(struct platform_device *pdev)
{
platform_device_unregister(pdev);
}
static struct colibri_otg_platform_data colibri_otg_pdata = {
.cable_detect_gpio = USBC_DET,
.host_register = &tegra_usb_otg_host_register,
.host_unregister = &tegra_usb_otg_host_unregister,
};
#else /* !CONFIG_USB_TEGRA_OTG */
static struct tegra_usb_otg_data tegra_otg_pdata = {
.ehci_device = &tegra_ehci1_device,
.ehci_pdata = &tegra_ehci1_utmi_pdata,
};
#endif /* !CONFIG_USB_TEGRA_OTG */
#ifndef CONFIG_USB_TEGRA_OTG
struct platform_device colibri_otg_device = {
.name = "colibri-otg",
.id = -1,
.dev = {
.platform_data = &colibri_otg_pdata,
},
};
#endif /* !CONFIG_USB_TEGRA_OTG */
static void colibri_t20_usb_init(void)
{
gpio_request(LAN_V_BUS, "LAN_V_BUS");
gpio_direction_output(LAN_V_BUS, 0);
gpio_export(LAN_V_BUS, false);
gpio_request(LAN_RESET, "LAN_RESET");
gpio_direction_output(LAN_RESET, 0);
gpio_export(LAN_RESET, false);
/* OTG should be the first to be registered
EHCI instance 0: USB1_DP/N -> USBC_P/N */
#ifndef CONFIG_USB_TEGRA_OTG
platform_device_register(&colibri_otg_device);
#else /* !CONFIG_USB_TEGRA_OTG */
tegra_otg_device.dev.platform_data = &tegra_otg_pdata;
platform_device_register(&tegra_otg_device);
#endif /* !CONFIG_USB_TEGRA_OTG */
/* setup the udc platform data */
tegra_udc_device.dev.platform_data = &tegra_udc_pdata;
platform_device_register(&tegra_udc_device);
/* EHCI instance 1: ULPI PHY -> AX88772B */
tegra_ehci2_device.dev.platform_data = &tegra_ehci2_ulpi_link_pdata;
platform_device_register(&tegra_ehci2_device);
/* EHCI instance 2: USB3_DP/N -> USBH_P/N */
tegra_ehci3_device.dev.platform_data = &tegra_ehci3_utmi_pdata;
platform_device_register(&tegra_ehci3_device);
#ifdef MECS_TELLURIUM
//SD card multiplexing: pull GPIO_PT2 and GPIO_PBB2 low
//working even without any modifications
{
int gpio_status;
unsigned int i2c_scl = I2C_SCL;
unsigned int i2c_sda = I2C_SDA;
unsigned int tellurium_usb_hub_reset = MECS_USB_HUB_RESET;
printk("MECS Tellurium USB Hub Initialisation\n");
/* configure USB hub reset line as output and pull low into
reset */
gpio_status = gpio_request(tellurium_usb_hub_reset,
"USB_HUB_RESET");
if (gpio_status < 0)
pr_warning("USB_HUB_RESET request GPIO FAILED\n");
gpio_status = gpio_direction_output(tellurium_usb_hub_reset,
0);
if (gpio_status < 0)
pr_warning("USB_HUB_RESET request GPIO DIRECTION "
"FAILED\n");
/* configure I2C pins as outputs and pull low */
gpio_status = gpio_direction_output(i2c_scl, 0);
if (gpio_status < 0)
pr_warning("I2C_SCL request GPIO DIRECTION FAILED\n");
gpio_status = gpio_direction_output(i2c_sda, 0);
if (gpio_status < 0)
pr_warning("I2C_SDA request GPIO DIRECTION FAILED\n");
/* pull USB hub out of reset */
gpio_set_value(tellurium_usb_hub_reset, 1);
/* release I2C pins again */
tegra_gpio_disable(i2c_scl);
tegra_gpio_disable(i2c_sda);
}
#endif /* MECS_TELLURIUM */
}
/* W1, aka OWR, aka OneWire */
#ifdef CONFIG_W1_MASTER_TEGRA
struct tegra_w1_timings colibri_t20_w1_timings = {
.tsu = 1,
.trelease = 0xf,
.trdv = 0xf,
.tlow0 = 0x3c,
.tlow1 = 1,
.tslot = 0x77,
.tpdl = 0x78,
.tpdh = 0x1e,
.trstl = 0x1df,
.trsth = 0x1df,
.rdsclk = 0x7,
.psclk = 0x50,
};
struct tegra_w1_platform_data colibri_t20_w1_platform_data = {
.clk_id = "tegra_w1",
.timings = &colibri_t20_w1_timings,
};
#endif /* CONFIG_W1_MASTER_TEGRA */
static struct platform_device *colibri_t20_devices[] __initdata = {
#ifdef CONFIG_RTC_DRV_TEGRA
&tegra_rtc_device,
#endif
&tegra_nand_device,
&tegra_pmu_device,
&tegra_gart_device,
&tegra_aes_device,
#ifdef CONFIG_KEYBOARD_GPIO
&colibri_t20_keys_device,
#endif
&tegra_wdt_device,
&tegra_avp_device,
#ifdef CONFIG_TEGRA_CAMERA
&tegra_camera,
#endif
&tegra_ac97_device,
&tegra_spdif_device,
&tegra_das_device,
&spdif_dit_device,
//bluetooth
&tegra_pcm_device,
&colibri_t20_audio_device,
&tegra_spi_device4,
#ifdef MECS_TELLURIUM_XPOD2
&xpod2_spi_device,
#endif
&tegra_led_pwm_device,
&tegra_pwfm1_device,
#ifndef MECS_TELLURIUM
&tegra_pwfm2_device,
#else
&tegra_pwfm0_device,
#endif
&tegra_pwfm3_device,
#ifdef CONFIG_W1_MASTER_TEGRA
&tegra_w1_device,
#endif
};
static void __init colibri_t20_init(void)
{
tegra_clk_init_from_table(colibri_t20_clk_init_table);
colibri_t20_pinmux_init();
#if defined(CONFIG_CAN_SJA1000) || defined(CONFIG_CAN_SJA1000_MODULE)
writel(TEGRA_SNOR_CONFIG_SNOR_CS(4), TEGRA_SNOR_CONFIG_REG);
writel(TEGRA_SNOR_CONFIG_GO | TEGRA_SNOR_CONFIG_SNOR_CS(4),
TEGRA_SNOR_CONFIG_REG);
colibri_can_resource[1].start = gpio_to_irq(TEGRA_GPIO_PA0);
colibri_can_resource[1].end = gpio_to_irq(TEGRA_GPIO_PA0);
platform_device_register(&colibri_can_device);
#endif /* CONFIG_CAN_SJA1000 | CONFIG_CAN_SJA1000_MODULE */
colibri_t20_thermd_alert_init();
colibri_t20_i2c_init();
colibri_t20_uart_init();
//
tegra_ac97_device.dev.platform_data = &colibri_t20_wm97xx_pdata;
//
#ifdef CONFIG_W1_MASTER_TEGRA
tegra_w1_device.dev.platform_data = &colibri_t20_w1_platform_data;
#endif
platform_add_devices(colibri_t20_devices,
ARRAY_SIZE(colibri_t20_devices));
tegra_ram_console_debug_init();
#ifndef GMI_32BIT
colibri_t20_sdhci_init();
#endif
colibri_t20_regulator_init();
// tegra_das_device.dev.platform_data = &tegra_das_pdata;
// tegra_ac97_device.dev.platform_data = &tegra_audio_pdata;
// tegra_spdif_input_device.name = "spdif";
// tegra_spdif_input_device.dev.platform_data = &tegra_spdif_audio_pdata;
colibri_t20_usb_init();
colibri_t20_panel_init();
//sensors
/* Note: V1.1c modules require proper BCT setting 666 rather than
721.5 MHz EMC clock */
colibri_t20_emc_init();
colibri_t20_gpio_init();
colibri_t20_register_spidev();
colibri_t20_mcp2515_can_init();
#if defined(CONFIG_VIDEO_TEGRA) || defined(CONFIG_VIDEO_TEGRA_MODULE)
#if defined(CONFIG_VIDEO_ADV7180) || defined(CONFIG_VIDEO_ADV7180_MODULE)
platform_device_register(&soc_camera_adv7180);
#endif
#if defined(CONFIG_VIDEO_ADV7280) || defined(CONFIG_VIDEO_ADV7280_MODULE)
platform_device_register(&soc_camera_adv7280);
#endif
#if defined(CONFIG_SOC_CAMERA_AS0260) || \
defined(CONFIG_SOC_CAMERA_AS0260_MODULE)
platform_device_register(&soc_camera_as0260soc);
#endif
#if defined(CONFIG_SOC_CAMERA_MAX9526) || \
defined(CONFIG_SOC_CAMERA_MAX9526_MODULE)
platform_device_register(&soc_camera_max9526);
#endif
#if defined(CONFIG_SOC_CAMERA_OV7670SOC) || \
defined(CONFIG_SOC_CAMERA_OV7670SOC_MODULE)
platform_device_register(&soc_camera_ov7670soc);
#endif
#if defined(CONFIG_SOC_CAMERA_TVP5150) || \
defined(CONFIG_SOC_CAMERA_TVP5150_MODULE)
platform_device_register(&soc_camera_tvp5150soc);
#endif
#endif /* CONFIG_VIDEO_TEGRA | CONFIG_VIDEO_TEGRA_MODULE */
tegra_release_bootloader_fb();
tegra_soc_device_init("Colibri T20");
}
int __init tegra_colibri_t20_protected_aperture_init(void)
{
if (!machine_is_colibri_t20())
return 0;
tegra_protected_aperture_init(tegra_grhost_aperture);
return 0;
}
late_initcall(tegra_colibri_t20_protected_aperture_init);
void __init colibri_t20_reserve(void)
{
if (memblock_reserve(0x0, 4096) < 0)
pr_warn("Cannot reserve first 4K of memory for safety\n");
/* we specify zero for special handling due to already reserved
fbmem/nvmem (U-Boot 2011.06 compatibility from our V1.x images) */
tegra_reserve(0, SZ_8M + SZ_1M, SZ_16M);
tegra_ram_console_debug_reserve(SZ_1M);
}
static const char *colibri_t20_dt_board_compat[] = {
"toradex,colibri_t20",
NULL
};
#ifdef CONFIG_ANDROID
MACHINE_START(COLIBRI_T20, "ventana")
#else
MACHINE_START(COLIBRI_T20, "Toradex Colibri T20")
#endif
.boot_params = 0x00000100,
.dt_compat = colibri_t20_dt_board_compat,
.init_early = tegra_init_early,
.init_irq = tegra_init_irq,
.init_machine = colibri_t20_init,
.map_io = tegra_map_common_io,
.reserve = colibri_t20_reserve,
.timer = &tegra_timer,
MACHINE_END
|