1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
|
/*
* arch/arm/mach-tegra/board-macallan-panel.c
*
* Copyright (c) 2013, NVIDIA Corporation.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
*/
#include <linux/ioport.h>
#include <linux/fb.h>
#include <linux/nvmap.h>
#include <linux/nvhost.h>
#include <linux/init.h>
#include <linux/delay.h>
#include <linux/gpio.h>
#include <linux/tegra_pwm_bl.h>
#include <linux/regulator/consumer.h>
#include <linux/pwm_backlight.h>
#include <mach/irqs.h>
#include <mach/iomap.h>
#include <mach/dc.h>
#include "board.h"
#include "devices.h"
#include "gpio-names.h"
#include "board-panel.h"
#include "common.h"
#include "tegra11_host1x_devices.h"
struct platform_device * __init macallan_host1x_init(void)
{
struct platform_device *pdev = NULL;
#ifdef CONFIG_TEGRA_GRHOST
pdev = tegra11_register_host1x_devices();
if (!pdev) {
pr_err("host1x devices registration failed\n");
return NULL;
}
#endif
return pdev;
}
#ifdef CONFIG_TEGRA_DC
/* HDMI Hotplug detection pin */
#define macallan_hdmi_hpd TEGRA_GPIO_PN7
static struct regulator *macallan_hdmi_reg;
static struct regulator *macallan_hdmi_pll;
static struct regulator *macallan_hdmi_vddio;
static struct resource macallan_disp1_resources[] = {
{
.name = "irq",
.start = INT_DISPLAY_GENERAL,
.end = INT_DISPLAY_GENERAL,
.flags = IORESOURCE_IRQ,
},
{
.name = "regs",
.start = TEGRA_DISPLAY_BASE,
.end = TEGRA_DISPLAY_BASE + TEGRA_DISPLAY_SIZE - 1,
.flags = IORESOURCE_MEM,
},
{
.name = "fbmem",
.start = 0, /* Filled in by macallan_panel_init() */
.end = 0, /* Filled in by macallan_panel_init() */
.flags = IORESOURCE_MEM,
},
{
.name = "ganged_dsia_regs",
.start = 0, /* Filled in the panel file by init_resources() */
.end = 0, /* Filled in the panel file by init_resources() */
.flags = IORESOURCE_MEM,
},
{
.name = "ganged_dsib_regs",
.start = 0, /* Filled in the panel file by init_resources() */
.end = 0, /* Filled in the panel file by init_resources() */
.flags = IORESOURCE_MEM,
},
{
.name = "dsi_regs",
.start = 0, /* Filled in the panel file by init_resources() */
.end = 0, /* Filled in the panel file by init_resources() */
.flags = IORESOURCE_MEM,
},
{
.name = "mipi_cal",
.start = TEGRA_MIPI_CAL_BASE,
.end = TEGRA_MIPI_CAL_BASE + TEGRA_MIPI_CAL_SIZE - 1,
.flags = IORESOURCE_MEM,
},
};
static struct resource macallan_disp2_resources[] = {
{
.name = "irq",
.start = INT_DISPLAY_B_GENERAL,
.end = INT_DISPLAY_B_GENERAL,
.flags = IORESOURCE_IRQ,
},
{
.name = "regs",
.start = TEGRA_DISPLAY2_BASE,
.end = TEGRA_DISPLAY2_BASE + TEGRA_DISPLAY2_SIZE - 1,
.flags = IORESOURCE_MEM,
},
{
.name = "fbmem",
.start = 0, /* Filled in by macallan_panel_init() */
.end = 0, /* Filled in by macallan_panel_init() */
.flags = IORESOURCE_MEM,
},
{
.name = "hdmi_regs",
.start = TEGRA_HDMI_BASE,
.end = TEGRA_HDMI_BASE + TEGRA_HDMI_SIZE - 1,
.flags = IORESOURCE_MEM,
},
};
static struct tegra_dc_sd_settings sd_settings;
static struct tegra_dc_out macallan_disp1_out = {
.type = TEGRA_DC_OUT_DSI,
.sd_settings = &sd_settings,
};
static int macallan_hdmi_enable(struct device *dev)
{
int ret;
if (!macallan_hdmi_reg) {
macallan_hdmi_reg = regulator_get(dev, "avdd_hdmi");
if (IS_ERR_OR_NULL(macallan_hdmi_reg)) {
pr_err("hdmi: couldn't get regulator avdd_hdmi\n");
macallan_hdmi_reg = NULL;
return PTR_ERR(macallan_hdmi_reg);
}
}
ret = regulator_enable(macallan_hdmi_reg);
if (ret < 0) {
pr_err("hdmi: couldn't enable regulator avdd_hdmi\n");
return ret;
}
if (!macallan_hdmi_pll) {
macallan_hdmi_pll = regulator_get(dev, "avdd_hdmi_pll");
if (IS_ERR_OR_NULL(macallan_hdmi_pll)) {
pr_err("hdmi: couldn't get regulator avdd_hdmi_pll\n");
macallan_hdmi_pll = NULL;
regulator_put(macallan_hdmi_reg);
macallan_hdmi_reg = NULL;
return PTR_ERR(macallan_hdmi_pll);
}
}
ret = regulator_enable(macallan_hdmi_pll);
if (ret < 0) {
pr_err("hdmi: couldn't enable regulator avdd_hdmi_pll\n");
return ret;
}
return 0;
}
static int macallan_hdmi_disable(void)
{
if (macallan_hdmi_reg) {
regulator_disable(macallan_hdmi_reg);
regulator_put(macallan_hdmi_reg);
macallan_hdmi_reg = NULL;
}
if (macallan_hdmi_pll) {
regulator_disable(macallan_hdmi_pll);
regulator_put(macallan_hdmi_pll);
macallan_hdmi_pll = NULL;
}
return 0;
}
static int macallan_hdmi_postsuspend(void)
{
if (macallan_hdmi_vddio) {
regulator_disable(macallan_hdmi_vddio);
regulator_put(macallan_hdmi_vddio);
macallan_hdmi_vddio = NULL;
}
return 0;
}
static int macallan_hdmi_hotplug_init(struct device *dev)
{
if (!macallan_hdmi_vddio) {
macallan_hdmi_vddio = regulator_get(dev, "vdd_hdmi_5v0");
if (WARN_ON(IS_ERR(macallan_hdmi_vddio))) {
pr_err("%s: couldn't get regulator vdd_hdmi_5v0: %ld\n",
__func__, PTR_ERR(macallan_hdmi_vddio));
macallan_hdmi_vddio = NULL;
} else {
regulator_enable(macallan_hdmi_vddio);
mdelay(5);
}
}
return 0;
}
static struct tegra_dc_out macallan_disp2_out = {
.type = TEGRA_DC_OUT_HDMI,
.flags = TEGRA_DC_OUT_HOTPLUG_HIGH,
.parent_clk = "pll_d2_out0",
.dcc_bus = 3,
.hotplug_gpio = macallan_hdmi_hpd,
.max_pixclock = KHZ2PICOS(297000),
.align = TEGRA_DC_ALIGN_MSB,
.order = TEGRA_DC_ORDER_RED_BLUE,
.enable = macallan_hdmi_enable,
.disable = macallan_hdmi_disable,
.postsuspend = macallan_hdmi_postsuspend,
.hotplug_init = macallan_hdmi_hotplug_init,
};
static struct tegra_fb_data macallan_disp1_fb_data = {
.win = 0,
.bits_per_pixel = 32,
.flags = TEGRA_FB_FLIP_ON_PROBE,
};
static struct tegra_dc_platform_data macallan_disp1_pdata = {
.flags = TEGRA_DC_FLAG_ENABLED,
.default_out = &macallan_disp1_out,
.fb = &macallan_disp1_fb_data,
.emc_clk_rate = 204000000,
#ifdef CONFIG_TEGRA_DC_CMU
.cmu_enable = 1,
#endif
};
static struct tegra_fb_data macallan_disp2_fb_data = {
.win = 0,
.xres = 1024,
.yres = 600,
.bits_per_pixel = 32,
.flags = TEGRA_FB_FLIP_ON_PROBE,
};
static struct tegra_dc_platform_data macallan_disp2_pdata = {
.flags = TEGRA_DC_FLAG_ENABLED,
.default_out = &macallan_disp2_out,
.fb = &macallan_disp2_fb_data,
.emc_clk_rate = 300000000,
};
static struct platform_device macallan_disp2_device = {
.name = "tegradc",
.id = 1,
.resource = macallan_disp2_resources,
.num_resources = ARRAY_SIZE(macallan_disp2_resources),
.dev = {
.platform_data = &macallan_disp2_pdata,
},
};
static struct platform_device macallan_disp1_device = {
.name = "tegradc",
.id = 0,
.resource = macallan_disp1_resources,
.num_resources = ARRAY_SIZE(macallan_disp1_resources),
.dev = {
.platform_data = &macallan_disp1_pdata,
},
};
static struct nvmap_platform_carveout macallan_carveouts[] = {
[0] = {
.name = "iram",
.usage_mask = NVMAP_HEAP_CARVEOUT_IRAM,
.base = TEGRA_IRAM_BASE + TEGRA_RESET_HANDLER_SIZE,
.size = TEGRA_IRAM_SIZE - TEGRA_RESET_HANDLER_SIZE,
.buddy_size = 0, /* no buddy allocation for IRAM */
},
[1] = {
.name = "generic-0",
.usage_mask = NVMAP_HEAP_CARVEOUT_GENERIC,
.base = 0, /* Filled in by macallan_panel_init() */
.size = 0, /* Filled in by macallan_panel_init() */
.buddy_size = SZ_32K,
},
[2] = {
.name = "vpr",
.usage_mask = NVMAP_HEAP_CARVEOUT_VPR,
.base = 0, /* Filled in by macallan_panel_init() */
.size = 0, /* Filled in by macallan_panel_init() */
.buddy_size = SZ_32K,
},
};
static struct nvmap_platform_data macallan_nvmap_data = {
.carveouts = macallan_carveouts,
.nr_carveouts = ARRAY_SIZE(macallan_carveouts),
};
static struct platform_device macallan_nvmap_device __initdata = {
.name = "tegra-nvmap",
.id = -1,
.dev = {
.platform_data = &macallan_nvmap_data,
},
};
static struct tegra_dc_sd_settings macallan_sd_settings = {
.enable = 1, /* enabled by default. */
.use_auto_pwm = false,
.hw_update_delay = 0,
.bin_width = -1,
.aggressiveness = 5,
.use_vid_luma = false,
.phase_in_adjustments = 0,
.k_limit_enable = true,
.k_limit = 200,
.sd_window_enable = false,
.soft_clipping_enable = true,
/* Low soft clipping threshold to compensate for aggressive k_limit */
.soft_clipping_threshold = 128,
.smooth_k_enable = false,
.smooth_k_incr = 64,
/* Default video coefficients */
.coeff = {5, 9, 2},
.fc = {0, 0},
/* Immediate backlight changes */
.blp = {1024, 255},
/* Gammas: R: 2.2 G: 2.2 B: 2.2 */
/* Default BL TF */
.bltf = {
{
{57, 65, 73, 82},
{92, 103, 114, 125},
{138, 150, 164, 178},
{193, 208, 224, 241},
},
},
/* Default LUT */
.lut = {
{
{255, 255, 255},
{199, 199, 199},
{153, 153, 153},
{116, 116, 116},
{85, 85, 85},
{59, 59, 59},
{36, 36, 36},
{17, 17, 17},
{0, 0, 0},
},
},
.sd_brightness = &sd_brightness,
.use_vpulse2 = true,
};
static void macallan_panel_select(void)
{
struct tegra_panel *panel = NULL;
struct board_info board;
tegra_get_display_board_info(&board);
switch (board.board_id) {
default:
panel = &dsi_p_wuxga_10_1;
break;
}
if (panel) {
if (panel->init_sd_settings)
panel->init_sd_settings(&sd_settings);
if (panel->init_dc_out)
panel->init_dc_out(&macallan_disp1_out);
if (panel->init_fb_data)
panel->init_fb_data(&macallan_disp1_fb_data);
if (panel->init_cmu_data)
panel->init_cmu_data(&macallan_disp1_pdata);
if (panel->set_disp_device)
panel->set_disp_device(&macallan_disp1_device);
if (panel->init_resources)
panel->init_resources(macallan_disp1_resources,
ARRAY_SIZE(macallan_disp1_resources));
if (panel->register_bl_dev)
panel->register_bl_dev();
if (panel->register_i2c_bridge)
panel->register_i2c_bridge();
}
}
int __init macallan_panel_init(void)
{
int err = 0;
struct resource __maybe_unused *res;
struct platform_device *phost1x;
sd_settings = macallan_sd_settings;
macallan_panel_select();
#ifdef CONFIG_TEGRA_NVMAP
macallan_carveouts[1].base = tegra_carveout_start;
macallan_carveouts[1].size = tegra_carveout_size;
macallan_carveouts[2].base = tegra_vpr_start;
macallan_carveouts[2].size = tegra_vpr_size;
err = platform_device_register(&macallan_nvmap_device);
if (err) {
pr_err("nvmap device registration failed\n");
return err;
}
#endif
phost1x = macallan_host1x_init();
if (!phost1x) {
pr_err("host1x devices registration failed\n");
return -EINVAL;
}
gpio_request(macallan_hdmi_hpd, "hdmi_hpd");
gpio_direction_input(macallan_hdmi_hpd);
res = platform_get_resource_byname(&macallan_disp1_device,
IORESOURCE_MEM, "fbmem");
res->start = tegra_fb_start;
res->end = tegra_fb_start + tegra_fb_size - 1;
/* Copy the bootloader fb to the fb. */
__tegra_move_framebuffer(&macallan_nvmap_device,
tegra_fb_start, tegra_bootloader_fb_start,
min(tegra_fb_size, tegra_bootloader_fb_size));
res = platform_get_resource_byname(&macallan_disp2_device,
IORESOURCE_MEM, "fbmem");
res->start = tegra_fb2_start;
res->end = tegra_fb2_start + tegra_fb2_size - 1;
macallan_disp1_device.dev.parent = &phost1x->dev;
err = platform_device_register(&macallan_disp1_device);
if (err) {
pr_err("disp1 device registration failed\n");
return err;
}
macallan_disp2_device.dev.parent = &phost1x->dev;
err = platform_device_register(&macallan_disp2_device);
if (err) {
pr_err("disp2 device registration failed\n");
return err;
}
#ifdef CONFIG_TEGRA_NVAVP
nvavp_device.dev.parent = &phost1x->dev;
err = platform_device_register(&nvavp_device);
if (err) {
pr_err("nvavp device registration failed\n");
return err;
}
#endif
return err;
}
#else
int __init macallan_panel_init(void)
{
if (macallan_host1x_init())
return 0;
else
return -EINVAL;
}
#endif
|