1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
|
/*
* arch/arm/mach-tegra/board-pluto.h
*
* Copyright (c) 2012, NVIDIA Corporation.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
*/
#ifndef _MACH_TEGRA_BOARD_PLUTO_H
#define _MACH_TEGRA_BOARD_PLUTO_H
#include <mach/gpio-tegra.h>
#include <mach/irqs.h>
#include <linux/mfd/palmas.h>
#include "gpio-names.h"
/* External peripheral act as gpio */
/* PALMAS GPIO */
#define PALMAS_TEGRA_GPIO_BASE TEGRA_NR_GPIOS
/* Audio-related GPIOs */
#define TEGRA_GPIO_CDC_IRQ TEGRA_GPIO_PW3
#define TEGRA_GPIO_LDO1_EN TEGRA_GPIO_PV3
#define TEGRA_GPIO_SPKR_EN -1
#define TEGRA_GPIO_HP_DET TEGRA_GPIO_PR7
#define TEGRA_GPIO_INT_MIC_EN -1
#define TEGRA_GPIO_EXT_MIC_EN -1
/* External peripheral act as interrupt controller */
/* PLUTO IRQs */
#define PALMAS_TEGRA_IRQ_BASE TEGRA_NR_IRQS
/* I2C related GPIOs */
#define TEGRA_GPIO_I2C1_SCL TEGRA_GPIO_PC4
#define TEGRA_GPIO_I2C1_SDA TEGRA_GPIO_PC5
#define TEGRA_GPIO_I2C2_SCL TEGRA_GPIO_PT5
#define TEGRA_GPIO_I2C2_SDA TEGRA_GPIO_PT6
#define TEGRA_GPIO_I2C3_SCL TEGRA_GPIO_PBB1
#define TEGRA_GPIO_I2C3_SDA TEGRA_GPIO_PBB2
#define TEGRA_GPIO_I2C4_SCL TEGRA_GPIO_PV4
#define TEGRA_GPIO_I2C4_SDA TEGRA_GPIO_PV5
#define TEGRA_GPIO_I2C5_SCL TEGRA_GPIO_PZ6
#define TEGRA_GPIO_I2C5_SDA TEGRA_GPIO_PZ7
/* Camera related GPIOs */
#define CAM_RSTN TEGRA_GPIO_PBB3
#define CAM1_POWER_DWN_GPIO TEGRA_GPIO_PBB5
#define CAM2_POWER_DWN_GPIO TEGRA_GPIO_PBB6
#define CAM_AF_PWDN TEGRA_GPIO_PBB7
#define CAM_GPIO1 TEGRA_GPIO_PCC1
#define CAM_GPIO2 TEGRA_GPIO_PCC2
/* Touchscreen definitions */
#define TOUCH_GPIO_IRQ_RAYDIUM_SPI TEGRA_GPIO_PK2
#define TOUCH_GPIO_RST_RAYDIUM_SPI TEGRA_GPIO_PK4
/* Invensense MPU Definitions */
#define MPU_GYRO_NAME "mpu6050"
#define MPU_GYRO_IRQ_GPIO TEGRA_GPIO_PO7
#define MPU_GYRO_ADDR 0x69
#define MPU_GYRO_BUS_NUM 0
#define MPU_GYRO_ORIENTATION { -1, 0, 0, 0, -1, 0, 0, 0, 1 }
#define MPU_COMPASS_NAME "ak8975"
#define MPU_COMPASS_IRQ_GPIO 0
#define MPU_COMPASS_ADDR 0x0D
#define MPU_COMPASS_BUS_NUM 0
#define MPU_COMPASS_ORIENTATION { 0, 1, 0, -1, 0, 0, 0, 0, 1 }
/* Modem1 related GPIOs */
#define MDM_RST TEGRA_GPIO_PR3
#define MDM_COLDBOOT TEGRA_GPIO_PO5
#define MDM_REQ TEGRA_GPIO_PO4
#define MDM_ACK TEGRA_GPIO_PO1
/* Modem2 related GPIOs */
#define MDM2_PWR_ON TEGRA_GPIO_PX1
#define MDM2_RST TEGRA_GPIO_PR5
#define MDM2_COLDBOOT TEGRA_GPIO_PR4
#define MDM2_REQ1 TEGRA_GPIO_PV0
#define MDM2_ACK1 TEGRA_GPIO_PO2
#define MDM2_REQ2 TEGRA_GPIO_PV1
#define MDM2_ACK2 TEGRA_GPIO_PO3
int pluto_regulator_init(void);
int pluto_suspend_init(void);
int pluto_sdhci_init(void);
int pluto_pinmux_init(void);
int pluto_sensors_init(void);
int pluto_emc_init(void);
int pluto_edp_init(void);
int pluto_panel_init(void);
int pluto_kbc_init(void);
int pluto_baseband_init(void);
/* Baseband IDs */
enum tegra_bb_type {
TEGRA_BB_I500 = 1,
TEGRA_BB_I500SWD,
TEGRA_BB_OEM_R,
TEGRA_BB_OEM_I,
TEGRA_BB_OEM_S,
};
#endif
|
