1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
|
/*
* arch/arm/mach-tegra/board.h
*
* Copyright (C) 2010 Google, Inc.
* Copyright (C) 2011-2013 NVIDIA Corporation. All rights reserved.
*
* Author:
* Colin Cross <ccross@google.com>
* Erik Gilling <konkers@google.com>
*
* This software is licensed under the terms of the GNU General Public
* License version 2, as published by the Free Software Foundation, and
* may be copied, distributed, and modified under those terms.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
#ifndef __MACH_TEGRA_BOARD_H
#define __MACH_TEGRA_BOARD_H
#include <linux/types.h>
#include <linux/errno.h>
#include <linux/power_supply.h>
#include <linux/memory.h>
#ifdef CONFIG_TEGRA_NVDUMPER
#define NVDUMPER_RESERVED_SIZE 4096UL
#endif
#define ADD_FIXED_VOLTAGE_REG(_name) (&_name##_fixed_voltage_device)
/* Macro for defining fixed voltage regulator */
#define FIXED_VOLTAGE_REG_INIT(_id, _name, _microvolts, _gpio, \
_startup_delay, _enable_high, _enabled_at_boot, \
_valid_ops_mask, _always_on) \
static struct regulator_init_data _name##_initdata = { \
.consumer_supplies = _name##_consumer_supply, \
.num_consumer_supplies = \
ARRAY_SIZE(_name##_consumer_supply), \
.constraints = { \
.valid_ops_mask = _valid_ops_mask , \
.always_on = _always_on, \
}, \
}; \
static struct fixed_voltage_config _name##_config = { \
.supply_name = #_name, \
.microvolts = _microvolts, \
.gpio = _gpio, \
.startup_delay = _startup_delay, \
.enable_high = _enable_high, \
.enabled_at_boot = _enabled_at_boot, \
.init_data = &_name##_initdata, \
}; \
static struct platform_device _name##_fixed_voltage_device = { \
.name = "reg-fixed-voltage", \
.id = _id, \
.dev = { \
.platform_data = &_name##_config, \
}, \
}
#if defined(CONFIG_TEGRA_NVMAP)
#define NVMAP_HEAP_CARVEOUT_IRAM_INIT \
{ .name = "iram", \
.usage_mask = NVMAP_HEAP_CARVEOUT_IRAM, \
.base = TEGRA_IRAM_BASE + TEGRA_RESET_HANDLER_SIZE, \
.size = TEGRA_IRAM_SIZE - TEGRA_RESET_HANDLER_SIZE, \
.buddy_size = 0, /* no buddy allocation for IRAM */ \
}
#endif
/* This information is passed by bootloader */
#define COMMCHIP_DEFAULT 0
#define COMMCHIP_NOCHIP 1
#define COMMCHIP_BROADCOM_BCM4329 2
#define COMMCHIP_BROADCOM_BCM4330 3
#define COMMCHIP_MARVELL_SD8797 4
#define COMMCHIP_TI_WL18XX 5
#define COMMCHIP_BROADCOM_BCM43241 6
struct memory_accessor;
void tegra_assert_system_reset(char mode, const char *cmd);
void __init tegra20_init_early(void);
void __init tegra30_init_early(void);
void __init tegra11x_init_early(void);
void __init tegra14x_init_early(void);
void __init tegra_map_common_io(void);
void __init tegra_dt_init_irq(void);
void __init tegra_reserve(unsigned long carveout_size, unsigned long fb_size,
unsigned long fb2_size);
void __init tegra_release_bootloader_fb(void);
void __init tegra_protected_aperture_init(unsigned long aperture);
int __init tegra_init_board_info(void);
void __tegra_move_framebuffer(struct platform_device *pdev,
unsigned long to, unsigned long from,
unsigned long size);
static inline void tegra_move_framebuffer(unsigned long to, unsigned long from,
unsigned long size)
{
__tegra_move_framebuffer(NULL, to, from, size);
}
void __tegra_clear_framebuffer(struct platform_device *pdev,
unsigned long to, unsigned long size);
static inline void tegra_clear_framebuffer(unsigned long to, unsigned long size)
{
__tegra_clear_framebuffer(NULL, to, size);
}
bool is_tegra_debug_uartport_hs(void);
int get_tegra_uart_debug_port_id(void);
int __init tegra_register_fuse(void);
#ifdef CONFIG_PSTORE_RAM
void __init tegra_ram_console_debug_reserve(unsigned long ram_console_size);
#else
static inline void __init tegra_ram_console_debug_reserve(unsigned long ram_console_size)
{}
#endif
extern unsigned long tegra_bootloader_fb_start;
extern unsigned long tegra_bootloader_fb_size;
extern unsigned long tegra_bootloader_fb2_start;
extern unsigned long tegra_bootloader_fb2_size;
extern unsigned long tegra_fb_start;
extern unsigned long tegra_fb_size;
extern unsigned long tegra_fb2_start;
extern unsigned long tegra_fb2_size;
extern unsigned long tegra_carveout_start;
extern unsigned long tegra_carveout_size;
extern unsigned long tegra_vpr_start;
extern unsigned long tegra_vpr_size;
extern unsigned long tegra_lp0_vec_start;
extern unsigned long tegra_lp0_vec_size;
#ifdef CONFIG_TEGRA_NVDUMPER
extern unsigned long nvdumper_reserved;
#endif
extern bool tegra_lp0_vec_relocate;
extern unsigned long tegra_grhost_aperture;
void tegra_init_late(void);
#ifdef CONFIG_DEBUG_FS
int tegra_clk_debugfs_init(void);
#else
static inline int tegra_clk_debugfs_init(void) { return 0; }
#endif
#if defined(CONFIG_ARCH_TEGRA_2x_SOC) && defined(CONFIG_DEBUG_FS)
int __init tegra_powergate_debugfs_init(void);
#else
static inline int tegra_powergate_debugfs_init(void) { return 0; }
#endif
int __init harmony_regulator_init(void);
#ifdef CONFIG_TEGRA_PCI
int __init harmony_pcie_init(void);
#else
static inline int harmony_pcie_init(void) { return 0; }
#endif
void __init tegra_paz00_wifikill_init(void);
extern void tegra_init_timer(void);
enum board_fab {
BOARD_FAB_A = 0,
BOARD_FAB_B,
BOARD_FAB_C,
BOARD_FAB_D,
};
struct board_info {
u16 board_id;
u16 sku;
u8 fab;
u8 major_revision;
u8 minor_revision;
};
enum panel_type {
panel_type_lvds = 0,
panel_type_dsi,
};
enum touch_type {
RAYDIUM_TOUCH = 0,
SYNAPTIC_TOUCH = 1,
};
enum audio_codec_type {
audio_codec_none,
audio_codec_wm8903,
};
enum image_type {
system_image = 0,
rck_image,
};
void tegra_get_board_info(struct board_info *);
void tegra_get_pmu_board_info(struct board_info *bi);
void tegra_get_display_board_info(struct board_info *bi);
void tegra_get_camera_board_info(struct board_info *bi);
int tegra_get_board_panel_id(void);
int tegra_get_touch_id(void);
int get_core_edp(void);
enum panel_type get_panel_type(void);
int tegra_get_usb_port_owner_info(void);
int tegra_get_modem_id(void);
int tegra_get_commchip_id(void);
u8 get_power_config(void);
enum power_supply_type get_power_supply_type(void);
enum audio_codec_type get_audio_codec_type(void);
int get_maximum_cpu_current_supported(void);
int get_maximum_core_current_supported(void);
int get_emc_max_dvfs(void);
void tegra_enable_pinmux(void);
enum image_type get_tegra_image_type(void);
int tegra_get_cvb_alignment_uV(void);
int tegra_soc_device_init(const char *machine);
int get_pwr_i2c_clk_rate(void);
#endif
|
