1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
|
/*
* arch/arm/mach-tegra/board-harmony.c
*
* Copyright (C) 2010 Google, Inc.
*
* Author:
* Colin Cross <ccross@android.com>
*
* This software is licensed under the terms of the GNU General Public
* License version 2, as published by the Free Software Foundation, and
* may be copied, distributed, and modified under those terms.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
#include <linux/init.h>
#include <linux/io.h>
#include <linux/cpu.h>
#include <linux/nvmap.h>
#include <asm/hardware/cache-l2x0.h>
#include <asm/cacheflush.h>
#include <asm/outercache.h>
#include <mach/iomap.h>
#include <mach/dma.h>
#include "board.h"
#define APB_MISC_HIDREV 0x804
#define FUSE_VISIBILITY_REG_OFFSET 0x48
#define FUSE_VISIBILITY_BIT_POS 28
#define FUSE_SPARE_BIT_18_REG_OFFSET 0x248
#define FUSE_SPARE_BIT_19_REG_OFFSET 0x24c
bool tegra_chip_compare(u32 chip, u32 major_rev, u32 minor_rev)
{
void __iomem *misc = IO_ADDRESS(TEGRA_APB_MISC_BASE);
u32 val = readl(misc + APB_MISC_HIDREV);
u32 id = (val>>8) & 0xff;
u32 minor = (val>>16) & 0xf;
u32 major = (val>>4) & 0xf;
return (chip==id) &&
(minor_rev==minor || minor_rev==TEGRA_ALL_REVS) &&
(major_rev==major || major_rev==TEGRA_ALL_REVS);
}
bool tegra_is_ap20_a03p(void)
{
if (tegra_is_ap20_a03()) {
void __iomem *clk = IO_ADDRESS(TEGRA_CLK_RESET_BASE);
void __iomem *fuse = IO_ADDRESS(TEGRA_FUSE_BASE);
u32 clk_val = readl(clk + FUSE_VISIBILITY_REG_OFFSET);
u32 fuse_18_val = 0;
u32 fuse_19_val = 0;
clk_val |= (1 << FUSE_VISIBILITY_BIT_POS);
writel(clk_val, (clk + FUSE_VISIBILITY_REG_OFFSET));
fuse_18_val = readl(fuse + FUSE_SPARE_BIT_18_REG_OFFSET);
fuse_19_val = readl(fuse + FUSE_SPARE_BIT_19_REG_OFFSET);
clk_val &= ~(1 << FUSE_VISIBILITY_BIT_POS);
writel(clk_val, (clk + FUSE_VISIBILITY_REG_OFFSET));
return (((fuse_18_val|fuse_19_val)&1)? true:false);
}
else {
return false;
}
}
#ifdef CONFIG_DMABOUNCE
int dma_needs_bounce(struct device *dev, dma_addr_t addr, size_t size)
{
return 0;
}
#endif
static void tegra_machine_restart(char mode, const char *cmd)
{
disable_nonboot_cpus();
flush_cache_all();
outer_shutdown();
arm_machine_restart(mode, cmd);
}
void __init tegra_init_cache(void)
{
#ifdef CONFIG_CACHE_L2X0
void __iomem *p = IO_ADDRESS(TEGRA_ARM_PERIF_BASE) + 0x3000;
writel(0x331, p + L2X0_TAG_LATENCY_CTRL);
writel(0x441, p + L2X0_DATA_LATENCY_CTRL);
writel(7, p + L2X0_PREFETCH_OFFSET);
l2x0_init(p, 0x7C080001, 0x8200c3fe);
#endif
}
void __init tegra_common_init(void)
{
#ifdef CONFIG_CPU_V7
unsigned int reg;
#ifdef CONFIG_ARM_ERRATA_742230
asm volatile ("mrc p15, 0, %0, c15, c0, 1" : "=r" (reg) : : "cc");
reg |= 1<<4;
asm volatile ("mcr p15, 0, %0, c15, c0, 1" : : "r" (reg) : "cc");
#endif
/* enable dynamic clock gating */
asm volatile ("mrc p15, 0, %0, c15, c0, 0" : "=r" (reg) : : "cc");
reg |= 1;
asm volatile ("mcr p15, 0, %0, c15, c0, 0" : : "r" (reg) : "cc");
#endif
nvmap_add_carveout_heap(TEGRA_IRAM_BASE, TEGRA_IRAM_SIZE,
"iram", NVMEM_HEAP_CARVEOUT_IRAM);
tegra_init_clock();
tegra_init_cache();
tegra_dma_init();
tegra_mc_init();
arm_pm_restart = tegra_machine_restart;
}
|
