1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
|
/*
* arch/arm/mach-tegra/cpuidle.c
*
* CPU idle driver for Tegra CPUs
*
* Copyright (c) 2010, NVIDIA Corporation.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
*/
#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/smp.h>
#include <linux/sched.h>
#include <linux/cpuidle.h>
#include <linux/hrtimer.h>
#include <linux/cpu.h>
#include <linux/io.h>
#include <linux/tick.h>
#include <linux/interrupt.h>
#include <mach/iomap.h>
#include <linux/suspend.h>
#include "power.h"
#define LATENCY_FACTOR_SHIFT 8
static unsigned int latency_factor __read_mostly = 80; // factor ~ 0.3
static unsigned int pwrgood_latency = 2000;
static unsigned int system_is_suspending = 0;
module_param(latency_factor, uint, 0644);
struct cpuidle_driver tegra_idle = {
.name = "tegra_idle",
.owner = THIS_MODULE,
};
static DEFINE_PER_CPU(struct cpuidle_device *, idle_devices);
static int lp2_supported = 0;
#define FLOW_CTRL_WAITEVENT (2<<29)
#define FLOW_CTRL_JTAG_RESUME (1<<28)
#define FLOW_CTRL_HALT_CPUx_EVENTS(cpu) ((cpu)?((cpu-1)*0x8 + 0x14) : 0x0)
#define PMC_SCRATCH_21 0xA4
#define PMC_SCRATCH_38 0x134
#define PMC_SCRATCH_39 0x138
void __init tegra_init_idle(struct tegra_suspend_platform_data *plat)
{
pwrgood_latency = plat->cpu_timer;
}
static int tegra_idle_enter_lp3(struct cpuidle_device *dev,
struct cpuidle_state *state)
{
void __iomem *flow_ctrl = IO_ADDRESS(TEGRA_FLOW_CTRL_BASE);
ktime_t enter, exit;
s64 us;
u32 reg = FLOW_CTRL_WAITEVENT | FLOW_CTRL_JTAG_RESUME;
flow_ctrl = flow_ctrl + FLOW_CTRL_HALT_CPUx_EVENTS(dev->cpu);
local_irq_disable();
smp_rmb();
enter = ktime_get();
if (!need_resched()) {
__raw_writel(reg, flow_ctrl);
reg = __raw_readl(flow_ctrl);
dsb();
__asm__ volatile ("wfi");
__raw_writel(0, flow_ctrl);
reg = __raw_readl(flow_ctrl);
}
exit = ktime_get();
enter = ktime_sub(exit, enter);
us = ktime_to_us(enter);
local_irq_enable();
return (int)us;
}
extern bool tegra_nvrm_lp2_allowed(void);
extern unsigned int tegra_suspend_lp2(unsigned int);
static int tegra_idle_enter_lp2(struct cpuidle_device *dev,
struct cpuidle_state *state)
{
ktime_t enter;
s64 request, us, latency, idle_us;
struct tick_sched *ts = tick_get_tick_sched(dev->cpu);
unsigned int last_sample = (unsigned int)cpuidle_get_statedata(state);
/* LP2 not possible when running in SMP mode */
smp_rmb();
idle_us = state->exit_latency + state->target_residency;
request = ktime_to_us(tick_nohz_get_sleep_length());
if (!lp2_supported || request <= idle_us || (!ts->tick_stopped) ||
system_is_suspending || (!tegra_nvrm_lp2_allowed())) {
dev->last_state = &dev->states[0];
return tegra_idle_enter_lp3(dev, &dev->states[0]);
}
local_irq_disable();
enter = ktime_get();
request -= state->exit_latency;
us = tegra_suspend_lp2((unsigned int)max_t(s64, 200, request));
idle_us = ktime_to_us(ktime_sub(ktime_get(), enter));
latency = pwrgood_latency + idle_us - us;
cpuidle_set_statedata(state, (void*)(unsigned int)(latency));
state->exit_latency = (12*latency + 4*last_sample) >> 4;
state->target_residency = (latency_factor*state->exit_latency) >>
LATENCY_FACTOR_SHIFT;
/* adjust kernel timers */
hrtimer_peek_ahead_timers();
local_irq_enable();
return (int)idle_us;
}
static int tegra_idle_lp2_allowed(struct notifier_block *nfb,
unsigned long action, void *hcpu)
{
switch (action) {
case CPU_UP_PREPARE:
lp2_supported = 0;
smp_wmb();
break;
case CPU_UP_CANCELED:
case CPU_POST_DEAD:
lp2_supported = (num_online_cpus()==1);
smp_wmb();
break;
}
return NOTIFY_OK;
}
static int tegra_cpuidle_notifier(struct notifier_block *nfb,
unsigned long event, void *data)
{
int notification = NOTIFY_OK;
switch (event) {
case PM_SUSPEND_PREPARE:
system_is_suspending = 1;
smp_wmb();
break;
case PM_POST_SUSPEND:
system_is_suspending = 0;
smp_wmb();
break;
default:
printk(KERN_ERR "%s: unknown event %ld\n", __func__, event);
notification = NOTIFY_DONE;
}
return notification;
}
static int tegra_idle_enter(unsigned int cpu)
{
struct cpuidle_device *dev;
struct cpuidle_state *state;
dev = kzalloc(sizeof(*dev), GFP_KERNEL);
if (!dev)
return -ENOMEM;
dev->state_count = 0;
dev->cpu = cpu;
state = &dev->states[0];
snprintf(state->name, CPUIDLE_NAME_LEN, "LP3");
snprintf(state->desc, CPUIDLE_DESC_LEN, "CPU flow-controlled");
state->exit_latency = 10;
state->target_residency = 0;
state->power_usage = 600;
state->flags = CPUIDLE_FLAG_SHALLOW | CPUIDLE_FLAG_TIME_VALID;
state->enter = tegra_idle_enter_lp3;
dev->safe_state = state;
dev->state_count++;
if (cpu == 0) {
state = &dev->states[1];
snprintf(state->name, CPUIDLE_NAME_LEN, "LP2");
snprintf(state->desc, CPUIDLE_DESC_LEN, "CPU power-gate");
state->exit_latency = 2500;
state->target_residency = (state->exit_latency *
latency_factor) >> LATENCY_FACTOR_SHIFT;
state->power_usage = 0;
state->flags = CPUIDLE_FLAG_BALANCED | CPUIDLE_FLAG_TIME_VALID;
state->enter = tegra_idle_enter_lp2;
cpuidle_set_statedata(state, (void*)state->exit_latency);
dev->safe_state = state;
dev->state_count++;
}
if (cpuidle_register_device(dev)) {
pr_err("CPU%u: failed to register idle device\n", cpu);
kfree(dev);
return -EIO;
}
per_cpu(idle_devices, cpu) = dev;
return 0;
}
static int __init tegra_cpuidle_init(void)
{
unsigned int cpu = smp_processor_id();
int ret;
lp2_supported = (num_online_cpus()==1);
hotcpu_notifier(tegra_idle_lp2_allowed, 0);
pm_notifier(tegra_cpuidle_notifier, 0);
ret = cpuidle_register_driver(&tegra_idle);
if (ret)
return ret;
for_each_possible_cpu(cpu) {
if (tegra_idle_enter(cpu))
pr_err("CPU%u: error initializing idle loop\n", cpu);
}
return 0;
}
static void __exit tegra_cpuidle_exit(void)
{
cpuidle_unregister_driver(&tegra_idle);
}
module_init(tegra_cpuidle_init);
module_exit(tegra_cpuidle_exit);
|