blob: 4801cec44999df8f1427a308d06c4998bd6229c0 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
|
/*
* arch/arm/mach-tegra/include/mach/i2s.h
*
* Copyright (C) 2010 Google, Inc.
*
* Author:
* Iliyan Malchev <malchev@google.com>
*
* This software is licensed under the terms of the GNU General Public
* License version 2, as published by the Free Software Foundation, and
* may be copied, distributed, and modified under those terms.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
#ifndef __ARCH_ARM_MACH_TEGRA_I2S_H
#define __ARCH_ARM_MACH_TEGRA_I2S_H
#include <linux/kernel.h>
#include <linux/types.h>
#include <linux/platform_device.h>
/* Offsets from TEGRA_I2S1_BASE and TEGRA_I2S2_BASE */
#define I2S_I2S_CTRL_0 0
#define I2S_I2S_STATUS_0 4
#define I2S_I2S_TIMING_0 8
#define I2S_I2S_FIFO_SCR_0 0x0c
#define I2S_I2S_PCM_CTRL_0 0x10
#define I2S_I2S_NW_CTRL_0 0x14
#define I2S_I2S_TDM_CTRL_0 0x20
#define I2S_I2S_TDM_TX_RX_CTRL_0 0x24
#define I2S_I2S_FIFO1_0 0x40
#define I2S_I2S_FIFO2_0 0x80
/*
* I2S_I2S_CTRL_0
*/
#define I2S_I2S_CTRL_FIFO2_TX_ENABLE (1<<30)
#define I2S_I2S_CTRL_FIFO1_ENABLE (1<<29)
#define I2S_I2S_CTRL_FIFO2_ENABLE (1<<28)
#define I2S_I2S_CTRL_FIFO1_RX_ENABLE (1<<27)
#define I2S_I2S_CTRL_FIFO_LPBK_ENABLE (1<<26)
#define I2S_I2S_CTRL_MASTER_ENABLE (1<<25)
#define I2S_I2S_CTRL_L_R_CTRL (1<<24) /* 0 = L/R: low/high */
#define I2S_BIT_FORMAT_I2S 0
#define I2S_BIT_FORMAT_RJM 1
#define I2S_BIT_FORMAT_LJM 2
#define I2S_BIT_FORMAT_DSP 3
#define I2S_BIT_FORMAT_SHIFT 10
#define I2S_I2S_CTRL_BIT_FORMAT_MASK (3<<10)
#define I2S_I2S_CTRL_BIT_FORMAT_I2S (I2S_BIT_FORMAT_I2S<<10)
#define I2S_I2S_CTRL_BIT_FORMAT_RJM (I2S_BIT_FORMAT_RJM<<10)
#define I2S_I2S_CTRL_BIT_FORMAT_LJM (I2S_BIT_FORMAT_LJM<<10)
#define I2S_I2S_CTRL_BIT_FORMAT_DSP (I2S_BIT_FORMAT_DSP<<10)
#define I2S_BIT_SIZE_16 0
#define I2S_BIT_SIZE_20 1
#define I2S_BIT_SIZE_24 2
#define I2S_BIT_SIZE_32 3
#define I2S_BIT_SIZE_SHIFT 8
#define I2S_I2S_CTRL_BIT_SIZE_MASK (3 << I2S_BIT_SIZE_SHIFT)
#define I2S_I2S_CTRL_BIT_SIZE_16 (I2S_BIT_SIZE_16 << I2S_BIT_SIZE_SHIFT)
#define I2S_I2S_CTRL_BIT_SIZE_20 (I2S_BIT_SIZE_20 << I2S_BIT_SIZE_SHIFT)
#define I2S_I2S_CTRL_BIT_SIZE_24 (I2S_BIT_SIZE_24 << I2S_BIT_SIZE_SHIFT)
#define I2S_I2S_CTRL_BIT_SIZE_32 (I2S_BIT_SIZE_32 << I2S_BIT_SIZE_SHIFT)
#define I2S_FIFO_16_LSB 0
#define I2S_FIFO_20_LSB 1
#define I2S_FIFO_24_LSB 2
#define I2S_FIFO_32 3
#define I2S_FIFO_PACKED 7
#define I2S_FIFO_SHIFT 4
#define I2S_I2S_CTRL_FIFO_FORMAT_MASK (7<<4)
#define I2S_I2S_CTRL_FIFO_FORMAT_16_LSB \
(I2S_FIFO_16_LSB << I2S_FIFO_SHIFT)
#define I2S_I2S_CTRL_FIFO_FORMAT_20_LSB \
(I2S_FIFO_20_LSB << I2S_FIFO_SHIFT)
#define I2S_I2S_CTRL_FIFO_FORMAT_24_LSB \
(I2S_FIFO_24_LSB << I2S_FIFO_SHIFT)
#define I2S_I2S_CTRL_FIFO_FORMAT_32 \
(I2S_FIFO_32 << I2S_FIFO_SHIFT)
#define I2S_I2S_CTRL_FIFO_FORMAT_PACKED \
(I2S_FIFO_PACKED << I2S_FIFO_SHIFT)
#define I2S_I2S_IE_FIFO1_ERR (1<<3)
#define I2S_I2S_IE_FIFO2_ERR (1<<2)
#define I2S_I2S_QE_FIFO1 (1<<1)
#define I2S_I2S_QE_FIFO2 (1<<0)
/*
* I2S_I2S_STATUS_0
*/
#define I2S_I2S_STATUS_FIFO1_RDY (1<<31)
#define I2S_I2S_STATUS_FIFO2_RDY (1<<30)
#define I2S_I2S_STATUS_FIFO1_BSY (1<<29)
#define I2S_I2S_STATUS_FIFO2_BSY (1<<28)
#define I2S_I2S_STATUS_FIFO1_ERR (1<<3)
#define I2S_I2S_STATUS_FIFO2_ERR (1<<2)
#define I2S_I2S_STATUS_QS_FIFO1 (1<<1)
#define I2S_I2S_STATUS_QS_FIFO2 (1<<0)
/*
* I2S_I2S_TIMING_0
*/
#define I2S_I2S_TIMING_NON_SYM_ENABLE (1<<12)
#define I2S_I2S_TIMING_CHANNEL_BIT_COUNT_MASK 0x7ff
#define I2S_I2S_TIMING_CHANNEL_BIT_COUNT (1<<0)
/*
* I2S_I2S_FIFO_SCR_0
*/
#define I2S_I2S_FIFO_SCR_FIFO_FULL_EMPTY_COUNT_MASK 0x3f
#define I2S_I2S_FIFO_SCR_FIFO2_FULL_EMPTY_COUNT_SHIFT 24
#define I2S_I2S_FIFO_SCR_FIFO1_FULL_EMPTY_COUNT_SHIFT 16
#define I2S_I2S_FIFO_SCR_FIFO2_FULL_EMPTY_COUNT_MASK (0x3f<<24)
#define I2S_I2S_FIFO_SCR_FIFO1_FULL_EMPTY_COUNT_MASK (0x3f<<16)
#define I2S_I2S_FIFO_SCR_FIFO2_CLR (1<<12)
#define I2S_I2S_FIFO_SCR_FIFO1_CLR (1<<8)
#define I2S_FIFO_ATN_LVL_ONE_SLOT 0
#define I2S_FIFO_ATN_LVL_FOUR_SLOTS 1
#define I2S_FIFO_ATN_LVL_EIGHT_SLOTS 2
#define I2S_FIFO_ATN_LVL_TWELVE_SLOTS 3
#define I2S_FIFO2_ATN_LVL_SHIFT 4
#define I2S_FIFO1_ATN_LVL_SHIFT 0
#define I2S_I2S_FIFO_SCR_FIFO2_ATN_LVL_MASK \
(3 << I2S_FIFO2_ATN_LVL_SHIFT)
#define I2S_I2S_FIFO_SCR_FIFO2_ATN_LVL_ONE_SLOT \
(I2S_FIFO_ATN_LVL_ONE_SLOT << I2S_FIFO2_ATN_LVL_SHIFT)
#define I2S_I2S_FIFO_SCR_FIFO2_ATN_LVL_FOUR_SLOTS \
(I2S_FIFO_ATN_LVL_FOUR_SLOTS << I2S_FIFO2_ATN_LVL_SHIFT)
#define I2S_I2S_FIFO_SCR_FIFO2_ATN_LVL_EIGHT_SLOTS \
(I2S_FIFO_ATN_LVL_EIGHT_SLOTS << I2S_FIFO2_ATN_LVL_SHIFT)
#define I2S_I2S_FIFO_SCR_FIFO2_ATN_LVL_TWELVE_SLOTS \
(I2S_FIFO_ATN_LVL_TWELVE_SLOTS << I2S_FIFO2_ATN_LVL_SHIFT)
#define I2S_I2S_FIFO_SCR_FIFO1_ATN_LVL_MASK \
(3 << I2S_FIFO1_ATN_LVL_SHIFT)
#define I2S_I2S_FIFO_SCR_FIFO1_ATN_LVL_ONE_SLOT \
(I2S_FIFO_ATN_LVL_ONE_SLOT << I2S_FIFO1_ATN_LVL_SHIFT)
#define I2S_I2S_FIFO_SCR_FIFO1_ATN_LVL_FOUR_SLOTS \
(I2S_FIFO_ATN_LVL_FOUR_SLOTS << I2S_FIFO1_ATN_LVL_SHIFT)
#define I2S_I2S_FIFO_SCR_FIFO1_ATN_LVL_EIGHT_SLOTS \
(I2S_FIFO_ATN_LVL_EIGHT_SLOTS << I2S_FIFO1_ATN_LVL_SHIFT)
#define I2S_I2S_FIFO_SCR_FIFO1_ATN_LVL_TWELVE_SLOTS \
(I2S_FIFO_ATN_LVL_TWELVE_SLOTS << I2S_FIFO1_ATN_LVL_SHIFT)
#endif /* __ARCH_ARM_MACH_TEGRA_I2S_H */
|
