1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
|
/*
* Copyright (C) 2010 Google, Inc.
*
* Author:
* Erik Gilling <konkers@google.com>
*
* Copyright (C) 2010, NVIDIA Corporation
*
* This software is licensed under the terms of the GNU General Public
* License version 2, as published by the Free Software Foundation, and
* may be copied, distributed, and modified under those terms.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/io.h>
#include <mach/iomap.h>
#include <mach/irqs.h>
#define HOST1X_SYNC_OFFSET 0x3000
#define HOST1X_SYNC_SIZE 0x800
enum {
HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS = 0x40,
HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE = 0x60
};
static void syncpt_thresh_mask(unsigned int irq)
{
(void)irq;
}
static void syncpt_thresh_unmask(unsigned int irq)
{
(void)irq;
}
static void syncpt_thresh_cascade(unsigned int irq, struct irq_desc *desc)
{
void __iomem *sync_regs = get_irq_desc_data(desc);
u32 reg;
int id;
desc->chip->ack(irq);
reg = readl(sync_regs + HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS);
while ((id = __fls(reg)) >= 0) {
reg ^= BIT(id);
generic_handle_irq(id + INT_SYNCPT_THRESH_BASE);
}
desc->chip->unmask(irq);
}
static struct irq_chip syncpt_thresh_irq = {
.name = "syncpt",
.mask = syncpt_thresh_mask,
.unmask = syncpt_thresh_unmask
};
static int __init syncpt_init_irq(void)
{
void __iomem *sync_regs;
unsigned int i;
int irq;
sync_regs = ioremap(TEGRA_HOST1X_BASE + HOST1X_SYNC_OFFSET,
HOST1X_SYNC_SIZE);
BUG_ON(!sync_regs);
writel(0xffffffffUL,
sync_regs + HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE);
writel(0xffffffffUL,
sync_regs + HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS);
for (i = 0; i < INT_SYNCPT_THRESH_NR; i++) {
irq = INT_SYNCPT_THRESH_BASE + i;
set_irq_chip(irq, &syncpt_thresh_irq);
set_irq_chip_data(irq, sync_regs);
set_irq_handler(irq, handle_simple_irq);
set_irq_flags(irq, IRQF_VALID);
}
if (set_irq_data(INT_HOST1X_MPCORE_SYNCPT, sync_regs))
BUG();
set_irq_chained_handler(INT_HOST1X_MPCORE_SYNCPT,
syncpt_thresh_cascade);
return 0;
}
core_initcall(syncpt_init_irq);
|
