1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
|
/*
* arch/arm/mach-tegra/tegra11_soctherm.h
*
* Copyright (C) 2011-2013 NVIDIA Corporation
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; version 2 of the License.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
*
*/
#ifndef __MACH_TEGRA_11x_SOCTHERM_H
#define __MACH_TEGRA_11x_SOCTHERM_H
/* This order must match the soc_therm HW register spec */
enum soctherm_sense {
TSENSE_CPU0 = 0,
TSENSE_CPU1,
TSENSE_CPU2,
TSENSE_CPU3,
TSENSE_MEM0,
TSENSE_MEM1,
TSENSE_GPU,
TSENSE_PLLX,
TSENSE_SIZE,
};
/* This order must match the soc_therm HW register spec */
enum soctherm_therm_id {
THERM_CPU = 0,
THERM_GPU,
THERM_MEM,
THERM_PLL,
THERM_SIZE,
};
enum soctherm_throttle_id {
THROTTLE_LIGHT = 0,
THROTTLE_HEAVY,
THROTTLE_SIZE,
};
enum soctherm_throttle_dev_id {
THROTTLE_DEV_CPU = 0,
THROTTLE_DEV_GPU,
THROTTLE_DEV_SIZE,
};
struct soctherm_sensor {
bool sensor_enable;
bool zone_enable;
int tall;
int tiddq;
int ten_count;
int tsample;
u8 pdiv;
u8 hot_off;
};
struct soctherm_therm {
bool zone_enable;
int passive_delay;
int num_trips;
struct thermal_trip_info trips[THERMAL_MAX_TRIPS];
struct thermal_zone_params *tzp;
};
struct soctherm_throttle_dev {
bool enable;
u8 dividend;
u8 divisor;
u16 duration;
u8 step;
};
struct soctherm_throttle {
u8 priority;
struct soctherm_throttle_dev devs[THROTTLE_DEV_SIZE];
};
struct soctherm_tsensor_pmu_data {
u8 poweroff_reg_data;
u8 poweroff_reg_addr;
u8 reset_tegra;
u8 controller_type;
u8 i2c_controller_id;
u8 pinmux;
u8 pmu_16bit_ops;
u8 pmu_i2c_addr;
};
struct soctherm_platform_data {
unsigned long soctherm_clk_rate;
unsigned long tsensor_clk_rate;
struct soctherm_sensor sensor_data[TSENSE_SIZE];
struct soctherm_therm therm[THERM_SIZE];
struct soctherm_throttle throttle[THROTTLE_SIZE];
struct tegra_tsensor_pmu_data *tshut_pmu_trip_data;
};
#ifdef CONFIG_TEGRA_SOCTHERM
int __init tegra11_soctherm_init(struct soctherm_platform_data *data);
#else
static inline int tegra11_soctherm_init(struct soctherm_platform_data *data)
{
return 0;
}
#endif
#endif /* __MACH_TEGRA_11x_SOCTHERM_H */
|
