1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
|
/*
* arch/arch/mach-tegra/timer-t3.c
*
* Copyright (c) 2011, NVIDIA Corporation.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
*/
#include <linux/init.h>
#include <linux/err.h>
#include <linux/sched.h>
#include <linux/time.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/clockchips.h>
#include <linux/clocksource.h>
#include <linux/clk.h>
#include <linux/io.h>
#include <linux/smp.h>
#include <linux/syscore_ops.h>
#include <linux/cpu.h>
#include <asm/mach/time.h>
#include <asm/localtimer.h>
#include <asm/sched_clock.h>
#include <mach/hardware.h>
#include <mach/iomap.h>
#include <mach/irqs.h>
#include "board.h"
#include "clock.h"
#include "cpuidle.h"
#include "timer.h"
#define TEST_LP2_WAKE_TIMERS 0
/*
* Timers usage:
* TMR1 - used as general CPU timer.
* TMR2 - used by AVP.
* TMR3 - used by CPU0 for LP2 wakeup.
* TMR4 - used by CPU1 for LP2 wakeup.
* TMR5 - used by CPU2 for LP2 wakeup.
* TMR6 - used by CPU3 for LP2 wakeup.
* TMR7 - Free.
* TMR8 - Free.
* TMR9 - Free.
* TMR10 - used as source for watchdog controller 0.
*/
#define TIMER1_OFFSET (TEGRA_TMR1_BASE-TEGRA_TMR1_BASE)
#define TIMER2_OFFSET (TEGRA_TMR2_BASE-TEGRA_TMR1_BASE)
#define TIMER3_OFFSET (TEGRA_TMR3_BASE-TEGRA_TMR1_BASE)
#define TIMER4_OFFSET (TEGRA_TMR4_BASE-TEGRA_TMR1_BASE)
#define TIMER5_OFFSET (TEGRA_TMR5_BASE-TEGRA_TMR1_BASE)
#define TIMER6_OFFSET (TEGRA_TMR6_BASE-TEGRA_TMR1_BASE)
static void __iomem *timer_reg_base = IO_ADDRESS(TEGRA_TMR1_BASE);
#define timer_writel(value, reg) \
__raw_writel(value, (u32)timer_reg_base + (reg))
#define timer_readl(reg) \
__raw_readl((u32)timer_reg_base + (reg))
#ifdef CONFIG_PM_SLEEP
static u32 lp2_wake_timers[] = {
TIMER3_OFFSET,
#ifdef CONFIG_SMP
TIMER4_OFFSET,
TIMER5_OFFSET,
TIMER6_OFFSET,
#endif
};
static irqreturn_t tegra_lp2wake_interrupt(int irq, void *dev_id)
{
int cpu = (int)dev_id;
int base;
base = lp2_wake_timers[cpu];
timer_writel(1<<30, base + TIMER_PCR);
return IRQ_HANDLED;
}
#define LP2_TIMER_IRQ_ACTION(cpu, irqnum) { \
.name = "tmr_lp2wake_cpu" __stringify(cpu), \
.flags = IRQF_DISABLED, \
.handler = tegra_lp2wake_interrupt, \
.dev_id = (void*)cpu, \
.irq = irqnum }
static struct irqaction tegra_lp2wake_irq[] = {
LP2_TIMER_IRQ_ACTION(0, INT_TMR3),
#ifdef CONFIG_SMP
LP2_TIMER_IRQ_ACTION(1, INT_TMR4),
LP2_TIMER_IRQ_ACTION(2, INT_TMR5),
LP2_TIMER_IRQ_ACTION(3, INT_TMR6),
#endif
};
#ifdef CONFIG_SMP
#define hard_smp_processor_id() \
({ \
unsigned int cpunum; \
__asm__("\n" \
"1: mrc p15, 0, %0, c0, c0, 5\n" \
" .pushsection \".alt.smp.init\", \"a\"\n"\
" .long 1b\n" \
" mov %0, #0\n" \
" .popsection" \
: "=r" (cpunum)); \
cpunum &= 0x0F; \
})
#define cpu_number() hard_smp_processor_id()
#else
#define cpu_number() 0
#endif
/*
* To sanity test LP2 timer interrupts for CPU 0-3, enable this flag and check
* /proc/interrupts for timer interrupts. CPUs 0-3 should have one interrupt
* counted against them for tmr_lp2wake_cpu<n>, where <n> is the CPU number.
*/
#if TEST_LP2_WAKE_TIMERS
static void test_lp2_wake_timer(unsigned int cpu)
{
unsigned long cycles = 50000;
unsigned int base = lp2_wake_timers[cpu];
static bool tested[4] = {false, false, false, false};
/* Don't repeat the test process on hotplug restart. */
if (!tested[cpu]) {
timer_writel(0, base + TIMER_PTV);
if (cycles) {
u32 reg = 0x80000000ul | min(0x1ffffffful, cycles);
timer_writel(reg, base + TIMER_PTV);
tested[cpu] = true;
}
}
}
#else
static inline void test_lp2_wake_timer(unsigned int cpu) {}
#endif
static void tegra3_register_wake_timer(unsigned int cpu)
{
int ret;
ret = setup_irq(tegra_lp2wake_irq[cpu].irq, &tegra_lp2wake_irq[cpu]);
if (ret) {
pr_err("Failed to register LP2 timer IRQ for CPU %d: "
"irq=%d, ret=%d\n", cpu,
tegra_lp2wake_irq[cpu].irq, ret);
goto fail;
}
#ifdef CONFIG_SMP
ret = irq_set_affinity(tegra_lp2wake_irq[cpu].irq, cpumask_of(cpu));
if (ret) {
pr_err("Failed to set affinity for LP2 timer IRQ to "
"CPU %d: irq=%d, ret=%d\n", cpu,
tegra_lp2wake_irq[cpu].irq, ret);
goto fail;
}
#endif
test_lp2_wake_timer(cpu);
return;
fail:
tegra_lp2_in_idle(false);
}
static void tegra3_unregister_wake_timer(unsigned int cpu)
{
#ifdef CONFIG_SMP
/* Reassign the affinity of the wake IRQ to CPU 0. */
(void)irq_set_affinity(tegra_lp2wake_irq[cpu].irq, cpumask_of(0));
#endif
/* Dispose of this IRQ. */
remove_irq(tegra_lp2wake_irq[cpu].irq, &tegra_lp2wake_irq[cpu]);
}
void tegra3_lp2_set_trigger(unsigned long cycles)
{
int cpu = cpu_number();
int base;
base = lp2_wake_timers[cpu];
timer_writel(0, base + TIMER_PTV);
if (cycles) {
u32 reg = 0x80000000ul | min(0x1ffffffful, cycles);
timer_writel(reg, base + TIMER_PTV);
}
}
EXPORT_SYMBOL(tegra3_lp2_set_trigger);
unsigned long tegra3_lp2_timer_remain(void)
{
int cpu = cpu_number();
return timer_readl(lp2_wake_timers[cpu] + TIMER_PCR) & 0x1ffffffful;
}
#endif
void __init tegra3_init_timer(u32 *offset, int *irq)
{
unsigned long rate = clk_measure_input_freq();
switch (rate) {
case 12000000:
timer_writel(0x000b, TIMERUS_USEC_CFG);
break;
case 13000000:
timer_writel(0x000c, TIMERUS_USEC_CFG);
break;
case 19200000:
timer_writel(0x045f, TIMERUS_USEC_CFG);
break;
case 26000000:
timer_writel(0x0019, TIMERUS_USEC_CFG);
break;
case 16800000:
timer_writel(0x0453, TIMERUS_USEC_CFG);
break;
case 38400000:
timer_writel(0x04BF, TIMERUS_USEC_CFG);
break;
case 48000000:
timer_writel(0x002F, TIMERUS_USEC_CFG);
break;
default:
WARN(1, "Unknown clock rate");
}
#ifdef CONFIG_PM_SLEEP
#ifdef CONFIG_SMP
/* For T30.A01 use INT_TMR_SHARED instead of INT_TMR6 for CPU3. */
if ((tegra_get_chipid() == TEGRA_CHIPID_TEGRA3) &&
(tegra_get_revision() == TEGRA_REVISION_A01))
tegra_lp2wake_irq[3].irq = INT_TMR_SHARED;
#endif
tegra3_register_wake_timer(0);
#endif
*offset = TIMER1_OFFSET;
*irq = INT_TMR1;
}
#if defined(CONFIG_PM_SLEEP) && defined(CONFIG_HOTPLUG_CPU)
static int hotplug_notify(struct notifier_block *self,
unsigned long action, void *cpu)
{
if (action == CPU_ONLINE)
tegra3_register_wake_timer((unsigned int)cpu);
else if (action == CPU_DOWN_PREPARE)
tegra3_unregister_wake_timer((unsigned int)cpu);
return NOTIFY_OK;
}
static struct notifier_block __cpuinitdata hotplug_notifier_block = {
.notifier_call = hotplug_notify,
};
static int __init hotplug_cpu_register(void)
{
return register_cpu_notifier(&hotplug_notifier_block);
}
early_initcall(hotplug_cpu_register);
#endif
|
