blob: ba87df5a20f8fa5e14a70821c17362bbd25607f3 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
|
/*
* arch/arm/mach-tegra/xusb.c
*
* Copyright (c) 2013, NVIDIA CORPORATION. All rights reserved.
*
* Author:
* Ajay Gupta <ajayg@nvidia.com>
*
* This software is licensed under the terms of the GNU General Public
* License version 2, as published by the Free Software Foundation, and
* may be copied, distributed, and modified under those terms.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
*/
#include <linux/types.h>
#include <mach/xusb.h>
#include "devices.h"
#include "fuse.h"
#ifdef CONFIG_ARCH_TEGRA_11x_SOC
static struct tegra_xusb_platform_data tegra_xusb_plat_data = {};
static void tegra_xusb_read_usb_calib(void)
{
u32 usb_calib0 = tegra_fuse_readl(FUSE_SKU_USB_CALIB_0);
pr_info("tegra_xusb_read_usb_calib: usb_calib0 = 0x%08x\n", usb_calib0);
/*
* read from usb_calib0 and pass to driver
* set HS_CURR_LEVEL (PAD0) = usb_calib0[5:0]
* set TERM_RANGE_ADJ = usb_calib0[10:7]
* set HS_SQUELCH_LEVEL = usb_calib0[12:11]
* set HS_IREF_CAP = usb_calib0[14:13]
* set HS_CURR_LEVEL (PAD1) = usb_calib0[20:15]
*/
tegra_xusb_plat_data.hs_curr_level_pad0 = (usb_calib0 >> 0) & 0x3f;
tegra_xusb_plat_data.hs_term_range_adj = (usb_calib0 >> 7) & 0xf;
tegra_xusb_plat_data.hs_squelch_level = (usb_calib0 >> 11) & 0x3;
tegra_xusb_plat_data.hs_iref_cap = (usb_calib0 >> 13) & 0x3;
tegra_xusb_plat_data.hs_curr_level_pad1 = (usb_calib0 >> 15) & 0x3f;
}
struct tegra_xusb_platform_data *tegra_xusb_init(
struct tegra_xusb_board_data *bdata)
{
#ifdef CONFIG_ARCH_TEGRA_11x_SOC
tegra_xusb_plat_data.quirks |= TEGRA_XUSB_NEED_HS_DISCONNECT_SW_WAR;
tegra_xusb_plat_data.rx_wander = (0xf << 4);
tegra_xusb_plat_data.rx_eq = (0x3070 << 8);
tegra_xusb_plat_data.cdr_cntl = (0x26 << 24);
tegra_xusb_plat_data.dfe_cntl = 0x002008EE;
tegra_xusb_plat_data.hs_slew = (0xE << 6);
tegra_xusb_plat_data.ls_rslew = (0x3 << 14);
tegra_xusb_plat_data.hs_disc_lvl = (0x5 << 2);
#endif
tegra_xusb_read_usb_calib();
tegra_xusb_plat_data.bdata = bdata;
return &tegra_xusb_plat_data;
}
void tegra_xusb_register(void)
{
tegra_xhci_device.dev.platform_data = &tegra_xusb_plat_data;
platform_device_register(&tegra_xhci_device);
}
#endif
|
