blob: f06ac0d4720bd60efe717de06f85ec5202d588bb (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
|
/*
* Freescale ICOLL Register Definitions
*
* Copyright 2008-2010 Freescale Semiconductor, Inc. All Rights Reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
*
* This file is created by xml file. Don't Edit it.
*
* Xml Revision: 1.50
* Template revision: 26195
*/
#ifndef __ARCH_ARM___ICOLL_H
#define __ARCH_ARM___ICOLL_H
#define HW_ICOLL_VECTOR (0x00000000)
#define HW_ICOLL_VECTOR_SET (0x00000004)
#define HW_ICOLL_VECTOR_CLR (0x00000008)
#define HW_ICOLL_VECTOR_TOG (0x0000000c)
#define BP_ICOLL_VECTOR_IRQVECTOR 2
#define BM_ICOLL_VECTOR_IRQVECTOR 0xFFFFFFFC
#define BF_ICOLL_VECTOR_IRQVECTOR(v) \
(((v) << 2) & BM_ICOLL_VECTOR_IRQVECTOR)
#define BP_ICOLL_VECTOR_RSRVD1 0
#define BM_ICOLL_VECTOR_RSRVD1 0x00000003
#define BF_ICOLL_VECTOR_RSRVD1(v) \
(((v) << 0) & BM_ICOLL_VECTOR_RSRVD1)
#define HW_ICOLL_LEVELACK (0x00000010)
#define BP_ICOLL_LEVELACK_RSRVD1 4
#define BM_ICOLL_LEVELACK_RSRVD1 0xFFFFFFF0
#define BF_ICOLL_LEVELACK_RSRVD1(v) \
(((v) << 4) & BM_ICOLL_LEVELACK_RSRVD1)
#define BP_ICOLL_LEVELACK_IRQLEVELACK 0
#define BM_ICOLL_LEVELACK_IRQLEVELACK 0x0000000F
#define BF_ICOLL_LEVELACK_IRQLEVELACK(v) \
(((v) << 0) & BM_ICOLL_LEVELACK_IRQLEVELACK)
#define BV_ICOLL_LEVELACK_IRQLEVELACK__LEVEL0 0x1
#define BV_ICOLL_LEVELACK_IRQLEVELACK__LEVEL1 0x2
#define BV_ICOLL_LEVELACK_IRQLEVELACK__LEVEL2 0x4
#define BV_ICOLL_LEVELACK_IRQLEVELACK__LEVEL3 0x8
#define HW_ICOLL_CTRL (0x00000020)
#define HW_ICOLL_CTRL_SET (0x00000024)
#define HW_ICOLL_CTRL_CLR (0x00000028)
#define HW_ICOLL_CTRL_TOG (0x0000002c)
#define BM_ICOLL_CTRL_SFTRST 0x80000000
#define BV_ICOLL_CTRL_SFTRST__RUN 0x0
#define BV_ICOLL_CTRL_SFTRST__IN_RESET 0x1
#define BM_ICOLL_CTRL_CLKGATE 0x40000000
#define BV_ICOLL_CTRL_CLKGATE__RUN 0x0
#define BV_ICOLL_CTRL_CLKGATE__NO_CLOCKS 0x1
#define BP_ICOLL_CTRL_RSRVD3 24
#define BM_ICOLL_CTRL_RSRVD3 0x3F000000
#define BF_ICOLL_CTRL_RSRVD3(v) \
(((v) << 24) & BM_ICOLL_CTRL_RSRVD3)
#define BP_ICOLL_CTRL_VECTOR_PITCH 21
#define BM_ICOLL_CTRL_VECTOR_PITCH 0x00E00000
#define BF_ICOLL_CTRL_VECTOR_PITCH(v) \
(((v) << 21) & BM_ICOLL_CTRL_VECTOR_PITCH)
#define BV_ICOLL_CTRL_VECTOR_PITCH__DEFAULT_BY4 0x0
#define BV_ICOLL_CTRL_VECTOR_PITCH__BY4 0x1
#define BV_ICOLL_CTRL_VECTOR_PITCH__BY8 0x2
#define BV_ICOLL_CTRL_VECTOR_PITCH__BY12 0x3
#define BV_ICOLL_CTRL_VECTOR_PITCH__BY16 0x4
#define BV_ICOLL_CTRL_VECTOR_PITCH__BY20 0x5
#define BV_ICOLL_CTRL_VECTOR_PITCH__BY24 0x6
#define BV_ICOLL_CTRL_VECTOR_PITCH__BY28 0x7
#define BM_ICOLL_CTRL_BYPASS_FSM 0x00100000
#define BV_ICOLL_CTRL_BYPASS_FSM__NORMAL 0x0
#define BV_ICOLL_CTRL_BYPASS_FSM__BYPASS 0x1
#define BM_ICOLL_CTRL_NO_NESTING 0x00080000
#define BV_ICOLL_CTRL_NO_NESTING__NORMAL 0x0
#define BV_ICOLL_CTRL_NO_NESTING__NO_NEST 0x1
#define BM_ICOLL_CTRL_ARM_RSE_MODE 0x00040000
#define BM_ICOLL_CTRL_FIQ_FINAL_ENABLE 0x00020000
#define BV_ICOLL_CTRL_FIQ_FINAL_ENABLE__DISABLE 0x0
#define BV_ICOLL_CTRL_FIQ_FINAL_ENABLE__ENABLE 0x1
#define BM_ICOLL_CTRL_IRQ_FINAL_ENABLE 0x00010000
#define BV_ICOLL_CTRL_IRQ_FINAL_ENABLE__DISABLE 0x0
#define BV_ICOLL_CTRL_IRQ_FINAL_ENABLE__ENABLE 0x1
#define BP_ICOLL_CTRL_RSRVD1 0
#define BM_ICOLL_CTRL_RSRVD1 0x0000FFFF
#define BF_ICOLL_CTRL_RSRVD1(v) \
(((v) << 0) & BM_ICOLL_CTRL_RSRVD1)
#define HW_ICOLL_VBASE (0x00000040)
#define HW_ICOLL_VBASE_SET (0x00000044)
#define HW_ICOLL_VBASE_CLR (0x00000048)
#define HW_ICOLL_VBASE_TOG (0x0000004c)
#define BP_ICOLL_VBASE_TABLE_ADDRESS 2
#define BM_ICOLL_VBASE_TABLE_ADDRESS 0xFFFFFFFC
#define BF_ICOLL_VBASE_TABLE_ADDRESS(v) \
(((v) << 2) & BM_ICOLL_VBASE_TABLE_ADDRESS)
#define BP_ICOLL_VBASE_RSRVD1 0
#define BM_ICOLL_VBASE_RSRVD1 0x00000003
#define BF_ICOLL_VBASE_RSRVD1(v) \
(((v) << 0) & BM_ICOLL_VBASE_RSRVD1)
#define HW_ICOLL_STAT (0x00000070)
#define BP_ICOLL_STAT_RSRVD1 7
#define BM_ICOLL_STAT_RSRVD1 0xFFFFFF80
#define BF_ICOLL_STAT_RSRVD1(v) \
(((v) << 7) & BM_ICOLL_STAT_RSRVD1)
#define BP_ICOLL_STAT_VECTOR_NUMBER 0
#define BM_ICOLL_STAT_VECTOR_NUMBER 0x0000007F
#define BF_ICOLL_STAT_VECTOR_NUMBER(v) \
(((v) << 0) & BM_ICOLL_STAT_VECTOR_NUMBER)
/*
* multi-register-define name HW_ICOLL_RAWn
* base 0x000000A0
* count 4
* offset 0x10
*/
#define HW_ICOLL_RAWn(n) (0x000000a0 + (n) * 0x10)
#define HW_ICOLL_RAWn_SET(n) (0x000000a4 + (n) * 0x10)
#define HW_ICOLL_RAWn_CLR(n) (0x000000a8 + (n) * 0x10)
#define HW_ICOLL_RAWn_TOG(n) (0x000000ac + (n) * 0x10)
#define BP_ICOLL_RAWn_RAW_IRQS 0
#define BM_ICOLL_RAWn_RAW_IRQS 0xFFFFFFFF
#define BF_ICOLL_RAWn_RAW_IRQS(v) (v)
/*
* multi-register-define name HW_ICOLL_INTERRUPTn
* base 0x00000120
* count 128
* offset 0x10
*/
#define HW_ICOLL_INTERRUPTn(n) (0x00000120 + (n) * 0x10)
#define HW_ICOLL_INTERRUPTn_SET(n) (0x00000124 + (n) * 0x10)
#define HW_ICOLL_INTERRUPTn_CLR(n) (0x00000128 + (n) * 0x10)
#define HW_ICOLL_INTERRUPTn_TOG(n) (0x0000012c + (n) * 0x10)
#define BP_ICOLL_INTERRUPTn_RSRVD1 5
#define BM_ICOLL_INTERRUPTn_RSRVD1 0xFFFFFFE0
#define BF_ICOLL_INTERRUPTn_RSRVD1(v) \
(((v) << 5) & BM_ICOLL_INTERRUPTn_RSRVD1)
#define BM_ICOLL_INTERRUPTn_ENFIQ 0x00000010
#define BV_ICOLL_INTERRUPTn_ENFIQ__DISABLE 0x0
#define BV_ICOLL_INTERRUPTn_ENFIQ__ENABLE 0x1
#define BM_ICOLL_INTERRUPTn_SOFTIRQ 0x00000008
#define BV_ICOLL_INTERRUPTn_SOFTIRQ__NO_INTERRUPT 0x0
#define BV_ICOLL_INTERRUPTn_SOFTIRQ__FORCE_INTERRUPT 0x1
#define BM_ICOLL_INTERRUPTn_ENABLE 0x00000004
#define BV_ICOLL_INTERRUPTn_ENABLE__DISABLE 0x0
#define BV_ICOLL_INTERRUPTn_ENABLE__ENABLE 0x1
#define BP_ICOLL_INTERRUPTn_PRIORITY 0
#define BM_ICOLL_INTERRUPTn_PRIORITY 0x00000003
#define BF_ICOLL_INTERRUPTn_PRIORITY(v) \
(((v) << 0) & BM_ICOLL_INTERRUPTn_PRIORITY)
#define BV_ICOLL_INTERRUPTn_PRIORITY__LEVEL0 0x0
#define BV_ICOLL_INTERRUPTn_PRIORITY__LEVEL1 0x1
#define BV_ICOLL_INTERRUPTn_PRIORITY__LEVEL2 0x2
#define BV_ICOLL_INTERRUPTn_PRIORITY__LEVEL3 0x3
#define HW_ICOLL_DEBUG (0x00001120)
#define HW_ICOLL_DEBUG_SET (0x00001124)
#define HW_ICOLL_DEBUG_CLR (0x00001128)
#define HW_ICOLL_DEBUG_TOG (0x0000112c)
#define BP_ICOLL_DEBUG_INSERVICE 28
#define BM_ICOLL_DEBUG_INSERVICE 0xF0000000
#define BF_ICOLL_DEBUG_INSERVICE(v) \
(((v) << 28) & BM_ICOLL_DEBUG_INSERVICE)
#define BV_ICOLL_DEBUG_INSERVICE__LEVEL0 0x1
#define BV_ICOLL_DEBUG_INSERVICE__LEVEL1 0x2
#define BV_ICOLL_DEBUG_INSERVICE__LEVEL2 0x4
#define BV_ICOLL_DEBUG_INSERVICE__LEVEL3 0x8
#define BP_ICOLL_DEBUG_LEVEL_REQUESTS 24
#define BM_ICOLL_DEBUG_LEVEL_REQUESTS 0x0F000000
#define BF_ICOLL_DEBUG_LEVEL_REQUESTS(v) \
(((v) << 24) & BM_ICOLL_DEBUG_LEVEL_REQUESTS)
#define BV_ICOLL_DEBUG_LEVEL_REQUESTS__LEVEL0 0x1
#define BV_ICOLL_DEBUG_LEVEL_REQUESTS__LEVEL1 0x2
#define BV_ICOLL_DEBUG_LEVEL_REQUESTS__LEVEL2 0x4
#define BV_ICOLL_DEBUG_LEVEL_REQUESTS__LEVEL3 0x8
#define BP_ICOLL_DEBUG_REQUESTS_BY_LEVEL 20
#define BM_ICOLL_DEBUG_REQUESTS_BY_LEVEL 0x00F00000
#define BF_ICOLL_DEBUG_REQUESTS_BY_LEVEL(v) \
(((v) << 20) & BM_ICOLL_DEBUG_REQUESTS_BY_LEVEL)
#define BV_ICOLL_DEBUG_REQUESTS_BY_LEVEL__LEVEL0 0x1
#define BV_ICOLL_DEBUG_REQUESTS_BY_LEVEL__LEVEL1 0x2
#define BV_ICOLL_DEBUG_REQUESTS_BY_LEVEL__LEVEL2 0x4
#define BV_ICOLL_DEBUG_REQUESTS_BY_LEVEL__LEVEL3 0x8
#define BP_ICOLL_DEBUG_RSRVD2 18
#define BM_ICOLL_DEBUG_RSRVD2 0x000C0000
#define BF_ICOLL_DEBUG_RSRVD2(v) \
(((v) << 18) & BM_ICOLL_DEBUG_RSRVD2)
#define BM_ICOLL_DEBUG_FIQ 0x00020000
#define BV_ICOLL_DEBUG_FIQ__NO_FIQ_REQUESTED 0x0
#define BV_ICOLL_DEBUG_FIQ__FIQ_REQUESTED 0x1
#define BM_ICOLL_DEBUG_IRQ 0x00010000
#define BV_ICOLL_DEBUG_IRQ__NO_IRQ_REQUESTED 0x0
#define BV_ICOLL_DEBUG_IRQ__IRQ_REQUESTED 0x1
#define BP_ICOLL_DEBUG_RSRVD1 10
#define BM_ICOLL_DEBUG_RSRVD1 0x0000FC00
#define BF_ICOLL_DEBUG_RSRVD1(v) \
(((v) << 10) & BM_ICOLL_DEBUG_RSRVD1)
#define BP_ICOLL_DEBUG_VECTOR_FSM 0
#define BM_ICOLL_DEBUG_VECTOR_FSM 0x000003FF
#define BF_ICOLL_DEBUG_VECTOR_FSM(v) \
(((v) << 0) & BM_ICOLL_DEBUG_VECTOR_FSM)
#define BV_ICOLL_DEBUG_VECTOR_FSM__FSM_IDLE 0x000
#define BV_ICOLL_DEBUG_VECTOR_FSM__FSM_MULTICYCLE1 0x001
#define BV_ICOLL_DEBUG_VECTOR_FSM__FSM_MULTICYCLE2 0x002
#define BV_ICOLL_DEBUG_VECTOR_FSM__FSM_PENDING 0x004
#define BV_ICOLL_DEBUG_VECTOR_FSM__FSM_MULTICYCLE3 0x008
#define BV_ICOLL_DEBUG_VECTOR_FSM__FSM_MULTICYCLE4 0x010
#define BV_ICOLL_DEBUG_VECTOR_FSM__FSM_ISR_RUNNING1 0x020
#define BV_ICOLL_DEBUG_VECTOR_FSM__FSM_ISR_RUNNING2 0x040
#define BV_ICOLL_DEBUG_VECTOR_FSM__FSM_ISR_RUNNING3 0x080
#define BV_ICOLL_DEBUG_VECTOR_FSM__FSM_MULTICYCLE5 0x100
#define BV_ICOLL_DEBUG_VECTOR_FSM__FSM_MULTICYCLE6 0x200
#define HW_ICOLL_DBGREAD0 (0x00001130)
#define HW_ICOLL_DBGREAD0_SET (0x00001134)
#define HW_ICOLL_DBGREAD0_CLR (0x00001138)
#define HW_ICOLL_DBGREAD0_TOG (0x0000113c)
#define BP_ICOLL_DBGREAD0_VALUE 0
#define BM_ICOLL_DBGREAD0_VALUE 0xFFFFFFFF
#define BF_ICOLL_DBGREAD0_VALUE(v) (v)
#define HW_ICOLL_DBGREAD1 (0x00001140)
#define HW_ICOLL_DBGREAD1_SET (0x00001144)
#define HW_ICOLL_DBGREAD1_CLR (0x00001148)
#define HW_ICOLL_DBGREAD1_TOG (0x0000114c)
#define BP_ICOLL_DBGREAD1_VALUE 0
#define BM_ICOLL_DBGREAD1_VALUE 0xFFFFFFFF
#define BF_ICOLL_DBGREAD1_VALUE(v) (v)
#define HW_ICOLL_DBGFLAG (0x00001150)
#define HW_ICOLL_DBGFLAG_SET (0x00001154)
#define HW_ICOLL_DBGFLAG_CLR (0x00001158)
#define HW_ICOLL_DBGFLAG_TOG (0x0000115c)
#define BP_ICOLL_DBGFLAG_RSRVD1 16
#define BM_ICOLL_DBGFLAG_RSRVD1 0xFFFF0000
#define BF_ICOLL_DBGFLAG_RSRVD1(v) \
(((v) << 16) & BM_ICOLL_DBGFLAG_RSRVD1)
#define BP_ICOLL_DBGFLAG_FLAG 0
#define BM_ICOLL_DBGFLAG_FLAG 0x0000FFFF
#define BF_ICOLL_DBGFLAG_FLAG(v) \
(((v) << 0) & BM_ICOLL_DBGFLAG_FLAG)
/*
* multi-register-define name HW_ICOLL_DBGREQUESTn
* base 0x00001160
* count 4
* offset 0x10
*/
#define HW_ICOLL_DBGREQUESTn(n) (0x00001160 + (n) * 0x10)
#define HW_ICOLL_DBGREQUESTn_SET(n) (0x00001164 + (n) * 0x10)
#define HW_ICOLL_DBGREQUESTn_CLR(n) (0x00001168 + (n) * 0x10)
#define HW_ICOLL_DBGREQUESTn_TOG(n) (0x0000116c + (n) * 0x10)
#define BP_ICOLL_DBGREQUESTn_BITS 0
#define BM_ICOLL_DBGREQUESTn_BITS 0xFFFFFFFF
#define BF_ICOLL_DBGREQUESTn_BITS(v) (v)
#define HW_ICOLL_VERSION (0x000011e0)
#define BP_ICOLL_VERSION_MAJOR 24
#define BM_ICOLL_VERSION_MAJOR 0xFF000000
#define BF_ICOLL_VERSION_MAJOR(v) \
(((v) << 24) & BM_ICOLL_VERSION_MAJOR)
#define BP_ICOLL_VERSION_MINOR 16
#define BM_ICOLL_VERSION_MINOR 0x00FF0000
#define BF_ICOLL_VERSION_MINOR(v) \
(((v) << 16) & BM_ICOLL_VERSION_MINOR)
#define BP_ICOLL_VERSION_STEP 0
#define BM_ICOLL_VERSION_STEP 0x0000FFFF
#define BF_ICOLL_VERSION_STEP(v) \
(((v) << 0) & BM_ICOLL_VERSION_STEP)
#endif /* __ARCH_ARM___ICOLL_H */
|
