blob: e4d8b06b2c61ff46b8706ff0296bf4737a816b66 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
|
/*
* Copyright 2017-2018 NXP
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
/dts-v1/;
/memreserve/ 0x84000000 0x2200000;
/memreserve/ 0x90000000 0x400000;
/memreserve/ 0x90400000 0x400000;
/memreserve/ 0x92400000 0x2000000;
#include "fsl-imx8qxp-mek.dtsi"
#include "fsl-imx8qxp-xen.dtsi"
/ {
chosen {
#address-cells = <2>;
#size-cells = <2>;
module@0 {
bootargs = "earlycon=xen console=hvc0 root=/dev/mmcblk1p2 rootwait rw";
compatible = "xen,linux-zimage", "xen,multiboot-module";
/* The size will be override by uboot command */
reg = <0x00000000 0x80a00000 0x00000000 0xf93a00>;
};
};
reserved-memory {
/* global autoconfigured region for contiguous allocations */
linux,cma {
compatible = "shared-dma-pool";
reusable;
size = <0 0x3c000000>;
alloc-ranges = <0 0xa0000000 0 0x40000000>;
linux,cma-default;
};
};
/*
* Dom0 memory is from 0x90000000, so add reg to make sure
* the memory is mapped as device, because they are used
* for vpu boot code.
*/
decoder_boot_mem: decoder_boot_mem@0x84000000 {
reg = <0 0x84000000 0 0x2000000>;
};
encoder_boot_mem: encoder_boot_mem@0x86000000 {
reg = <0 0x86000000 0 0x200000>;
};
rpmsg_reserved_mem: rpmsg_reserved_mem@90000000 {
reg = <0x0 0x90000000 0x0 0x400000>;
};
decoder_rpc_mem: decoder_rpc_mem@0x90400000 {
reg = <0 0x90400000 0 0x200000>;
};
encoder_rpc_mem: encoder_rpc_mem@0x90600000 {
reg = <0 0x90600000 0 0x200000>;
};
dsp_reserved_mem: dsp_reserved_mem@0x92400000 {
reg = <0 0x92400000 0 0x2000000>;
};
rtc0: rtc@23000000 {
interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>;
xen,passthrough;
};
};
&imx8_gpu_ss {
/delete-property/ reg;
/delete-property/ reg-names;
};
|
