1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright 2019 NXP
*/
#include <dt-bindings/firmware/imx/rsrc.h>
security_subsys: bus@31400000 {
compatible = "simple-bus";
#address-cells = <1>;
#size-cells = <1>;
ranges = <0x31400000 0x0 0x31400000 0x400000>;
crypto: crypto@31400000 {
compatible = "fsl,sec-v4.0";
reg = <0x31400000 0x90000>;
interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;
#address-cells = <1>;
#size-cells = <1>;
ranges = <0 0x31400000 0x90000>;
fsl,sec-era = <9>;
power-domains = <&pd IMX_SC_R_CAAM_JR2>;
power-domain-names = "jr";
sec_jr2: jr@30000 {
compatible = "fsl,sec-v4.0-job-ring";
reg = <0x30000 0x10000>;
interrupts = <GIC_SPI 453 IRQ_TYPE_LEVEL_HIGH>;
power-domains = <&pd IMX_SC_R_CAAM_JR2>;
power-domain-names = "jr";
};
sec_jr3: jr@40000 {
compatible = "fsl,sec-v4.0-job-ring";
reg = <0x40000 0x10000>;
interrupts = <GIC_SPI 454 IRQ_TYPE_LEVEL_HIGH>;
power-domains = <&pd IMX_SC_R_CAAM_JR3>;
power-domain-names = "jr";
};
};
caam_sm: caam-sm@31800000 {
compatible = "fsl,imx6q-caam-sm";
reg = <0x31800000 0x10000>;
};
mu2: mu@31560000 {
compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
reg = <0x31560000 0x10000>;
interrupts = <GIC_SPI 448 IRQ_TYPE_LEVEL_HIGH>;
#mbox-cells = <2>;
power-domains = <&pd IMX_SC_R_SECO_MU_2>;
power-domain-names = "seco";
status = "disabled";
};
mu3: mu@31570000 {
compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
reg = <0x31570000 0x10000>;
interrupts = <GIC_SPI 449 IRQ_TYPE_LEVEL_HIGH>;
#mbox-cells = <2>;
power-domains = <&pd IMX_SC_R_SECO_MU_3>;
status = "disabled";
};
mu4: mu@31580000 {
compatible = "fsl,imx8qxp-mu", "fsl,imx6sx-mu";
reg = <0x31580000 0x10000>;
interrupts = <GIC_SPI 450 IRQ_TYPE_LEVEL_HIGH>;
#mbox-cells = <2>;
power-domains = <&pd IMX_SC_R_SECO_MU_4>;
status = "disabled";
};
seco_mu1: seco_mu1 {
compatible = "fsl,imx-seco-mu";
mbox-names = "tx0", "tx1", "tx2", "tx3",
"rx0", "rx1", "rx2", "rx3",
"tx_started";
mboxes = <&mu2 0 0
&mu2 0 1
&mu2 0 2
&mu2 0 3
&mu2 1 0
&mu2 1 1
&mu2 1 2
&mu2 1 3
&mu2 2 0>;
fsl,seco_mu_id = <1>;
fsl,seco_max_users = <4>;
status = "disabled";
};
seco_mu2: seco_mu2 {
compatible = "fsl,imx-seco-mu";
mbox-names = "tx0", "tx1", "tx2", "tx3",
"rx0", "rx1", "rx2", "rx3",
"tx_started";
mboxes = <&mu3 0 0
&mu3 0 1
&mu3 0 2
&mu3 0 3
&mu3 1 0
&mu3 1 1
&mu3 1 2
&mu3 1 3
&mu3 2 0>;
fsl,seco_mu_id = <2>;
fsl,seco_max_users = <2>;
status = "disabled";
};
seco_mu3: seco_mu3 {
compatible = "fsl,imx-seco-mu";
mbox-names = "tx0", "tx1", "tx2", "tx3",
"rx0", "rx1", "rx2", "rx3",
"tx_started";
mboxes = <&mu4 0 0
&mu4 0 1
&mu4 0 2
&mu4 0 3
&mu4 1 0
&mu4 1 1
&mu4 1 2
&mu4 1 3
&mu4 2 0>;
fsl,seco_mu_id = <3>;
fsl,seco_max_users = <2>;
status = "disabled";
};
};
|
