blob: 5639b0a84770516b221e35cdc905f195a6013d8a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
|
// SPDX-License-Identifier: GPL-2.0+
// Copyright NXP 2019
#include "imx8qm-mek.dts"
/delete-node/ &cm41_i2c;
&i2c_rpbus_1 {
#address-cells = <1>;
#size-cells = <0>;
status = "okay";
pca6416: gpio@20 {
compatible = "ti,tca6416";
reg = <0x20>;
gpio-controller;
#gpio-cells = <2>;
};
cs42888: cs42888@48 {
compatible = "cirrus,cs42888";
reg = <0x48>;
clocks = <&mclkout0_lpcg 0>;
clock-names = "mclk";
VA-supply = <®_audio>;
VD-supply = <®_audio>;
VLS-supply = <®_audio>;
VLC-supply = <®_audio>;
reset-gpio = <&lsio_gpio4 25 GPIO_ACTIVE_LOW>;
assigned-clocks = <&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_PLL>,
<&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_SLV_BUS>,
<&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_MST_BUS>,
<&mclkout0_lpcg 0>;
assigned-clock-rates = <786432000>, <49152000>, <12288000>, <12288000>;
fsl,txs-rxm;
status = "okay";
};
};
&cm41_i2c_lpcg {
status = "disabled";
};
®_can01_en {
status = "disabled";
};
®_can2_en {
status = "disabled";
};
®_can01_stby {
status = "disabled";
};
®_can2_stby {
status = "disabled";
};
&cm41_intmux {
status = "disabled";
};
&can0_lpcg {
status = "disabled";
};
&can1_lpcg {
status = "disabled";
};
&can2_lpcg {
status = "disabled";
};
&flexcan1 {
status = "disabled";
};
&flexcan2 {
status = "disabled";
};
&flexcan3 {
status = "disabled";
};
&flexspi0 {
status = "disabled";
};
&lpuart2 {
status = "disabled";
};
&uart2_lpcg {
status = "disabled";
};
&imx8qm_cm40 {
/* Assume you have partitioned M4, so M4 is ont controled by Linux */
/delete-property/ power-domains;
};
&imx8qm_cm41 {
/* Assume you have partitioned M4, so M4 is ont controled by Linux */
/delete-property/ power-domains;
};
|