1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
|
/*
* Copyright 2005-2009 Freescale Semiconductor, Inc. All Rights Reserved.
*/
/*
* The code contained herein is licensed under the GNU General Public
* License. You may obtain a copy of the GNU General Public License
* Version 2 or later at the following locations:
*
* http://www.opensource.org/licenses/gpl-license.html
* http://www.gnu.org/copyleft/gpl.html
*/
/*!
* @file mxc_pf.c
*
* @brief MXC IPU MPEG4/H.264 Post-filtering driver
*
* User-level API for IPU Hardware MPEG4/H.264 Post-filtering.
*
* @ingroup MXC_PF
*/
#include <linux/pagemap.h>
#include <linux/module.h>
#include <linux/init.h>
#include <linux/platform_device.h>
#include <linux/fs.h>
#include <linux/poll.h>
#include <linux/delay.h>
#include <linux/dma-mapping.h>
#include <linux/ipu.h>
#include <linux/mxc_pf.h>
struct mxc_pf_data {
pf_operation_t mode;
u32 pf_enabled;
u32 width;
u32 height;
u32 stride;
uint32_t qp_size;
dma_addr_t qp_paddr;
void *qp_vaddr;
pf_buf buf[PF_MAX_BUFFER_CNT];
void *buf_vaddr[PF_MAX_BUFFER_CNT];
wait_queue_head_t pf_wait;
volatile int done_mask;
volatile int wait_mask;
volatile int busy_flag;
struct semaphore busy_lock;
};
static struct mxc_pf_data pf_data;
static u8 open_count = 0;
static struct class *mxc_pf_class;
/*
* Function definitions
*/
static irqreturn_t mxc_pf_irq_handler(int irq, void *dev_id)
{
struct mxc_pf_data *pf = dev_id;
if (irq == IPU_IRQ_PF_Y_OUT_EOF) {
pf->done_mask |= PF_WAIT_Y;
} else if (irq == IPU_IRQ_PF_U_OUT_EOF) {
pf->done_mask |= PF_WAIT_U;
} else if (irq == IPU_IRQ_PF_V_OUT_EOF) {
pf->done_mask |= PF_WAIT_V;
} else {
return IRQ_NONE;
}
if (pf->wait_mask && ((pf->done_mask & pf->wait_mask) == pf->wait_mask)) {
wake_up_interruptible(&pf->pf_wait);
}
return IRQ_HANDLED;
}
/*!
* This function handles PF_IOCTL_INIT calls. It initializes the PF channels,
* interrupt handlers, and channel buffers.
*
* @return This function returns 0 on success or negative error code on
* error.
*/
static int mxc_pf_init(pf_init_params * pf_init)
{
int err;
ipu_channel_params_t params;
u32 w;
u32 stride;
u32 h;
u32 qp_size = 0;
u32 qp_stride;
if ((pf_init->pf_mode > 4) || (pf_init->width > 1024) ||
(pf_init->height > 1024) || (pf_init->stride < pf_init->width)) {
return -EINVAL;
}
pf_data.mode = pf_init->pf_mode;
w = pf_data.width = pf_init->width;
h = pf_data.height = pf_init->height;
stride = pf_data.stride = pf_init->stride;
pf_data.qp_size = pf_init->qp_size;
memset(¶ms, 0, sizeof(params));
params.mem_pf_mem.operation = pf_data.mode;
err = ipu_init_channel(MEM_PF_Y_MEM, ¶ms);
if (err < 0) {
printk(KERN_ERR "mxc_pf: error initializing channel\n");
goto err0;
}
err = ipu_init_channel_buffer(MEM_PF_Y_MEM, IPU_INPUT_BUFFER,
IPU_PIX_FMT_GENERIC, w, h, stride,
IPU_ROTATE_NONE, 0, 0, 0, 0);
if (err < 0) {
printk(KERN_ERR "mxc_pf: error initializing Y input buffer\n");
goto err0;
}
err = ipu_init_channel_buffer(MEM_PF_Y_MEM, IPU_OUTPUT_BUFFER,
IPU_PIX_FMT_GENERIC, w, h, stride,
IPU_ROTATE_NONE, 0, 0, 0, 0);
if (err < 0) {
printk(KERN_ERR "mxc_pf: error initializing Y output buffer\n");
goto err0;
}
w = w / 2;
h = h / 2;
stride = stride / 2;
if (pf_data.mode != PF_MPEG4_DERING) {
err = ipu_init_channel_buffer(MEM_PF_U_MEM, IPU_INPUT_BUFFER,
IPU_PIX_FMT_GENERIC, w, h, stride,
IPU_ROTATE_NONE, 0, 0, 0, 0);
if (err < 0) {
printk(KERN_ERR
"mxc_pf: error initializing U input buffer\n");
goto err0;
}
err = ipu_init_channel_buffer(MEM_PF_U_MEM, IPU_OUTPUT_BUFFER,
IPU_PIX_FMT_GENERIC, w, h, stride,
IPU_ROTATE_NONE, 0, 0, 0, 0);
if (err < 0) {
printk(KERN_ERR
"mxc_pf: error initializing U output buffer\n");
goto err0;
}
err = ipu_init_channel_buffer(MEM_PF_V_MEM, IPU_INPUT_BUFFER,
IPU_PIX_FMT_GENERIC, w, h, stride,
IPU_ROTATE_NONE, 0, 0, 0, 0);
if (err < 0) {
printk(KERN_ERR
"mxc_pf: error initializing V input buffer\n");
goto err0;
}
err = ipu_init_channel_buffer(MEM_PF_V_MEM, IPU_OUTPUT_BUFFER,
IPU_PIX_FMT_GENERIC, w, h, stride,
IPU_ROTATE_NONE, 0, 0, 0, 0);
if (err < 0) {
printk(KERN_ERR
"mxc_pf: error initializing V output buffer\n");
goto err0;
}
}
/*Setup Channel QF and BSC Params */
if (pf_data.mode == PF_H264_DEBLOCK) {
w = ((pf_data.width + 15) / 16);
h = (pf_data.height + 15) / 16;
qp_stride = w;
qp_size = 4 * qp_stride * h;
pr_debug("H264 QP width = %d, height = %d\n", w, h);
err = ipu_init_channel_buffer(MEM_PF_Y_MEM,
IPU_SEC_INPUT_BUFFER,
IPU_PIX_FMT_GENERIC_32, w, h,
qp_stride, IPU_ROTATE_NONE, 0, 0,
0, 0);
if (err < 0) {
printk(KERN_ERR
"mxc_pf: error initializing H264 QP buffer\n");
goto err0;
}
/* w = (pf_data.width + 3) / 4; */
w *= 4;
h *= 4;
qp_stride = w;
err = ipu_init_channel_buffer(MEM_PF_U_MEM,
IPU_SEC_INPUT_BUFFER,
IPU_PIX_FMT_GENERIC, w, h,
qp_stride, IPU_ROTATE_NONE, 0, 0,
0, 0);
if (err < 0) {
printk(KERN_ERR
"mxc_pf: error initializing H264 BSB buffer\n");
goto err0;
}
qp_size += qp_stride * h;
} else { /* MPEG4 mode */
w = (pf_data.width + 15) / 16;
h = (pf_data.height + 15) / 16;
qp_stride = (w + 3) & ~0x3UL;
pr_debug("MPEG4 QP width = %d, height = %d, stride = %d\n",
w, h, qp_stride);
err = ipu_init_channel_buffer(MEM_PF_Y_MEM,
IPU_SEC_INPUT_BUFFER,
IPU_PIX_FMT_GENERIC, w, h,
qp_stride, IPU_ROTATE_NONE, 0, 0,
0, 0);
if (err < 0) {
printk(KERN_ERR
"mxc_pf: error initializing MPEG4 QP buffer\n");
goto err0;
}
qp_size = qp_stride * h;
}
/* Support 2 QP buffers */
qp_size *= 2;
if (pf_data.qp_size > qp_size)
qp_size = pf_data.qp_size;
else
pf_data.qp_size = qp_size;
pf_data.qp_vaddr = dma_alloc_coherent(NULL, pf_data.qp_size,
&pf_data.qp_paddr,
GFP_KERNEL | GFP_DMA);
if (!pf_data.qp_vaddr)
return -ENOMEM;
pf_init->qp_paddr = pf_data.qp_paddr;
pf_init->qp_size = pf_data.qp_size;
return 0;
err0:
return err;
}
/*!
* This function handles PF_IOCTL_UNINIT calls. It uninitializes the PF
* channels and interrupt handlers.
*
* @return This function returns 0 on success or negative error code
* on error.
*/
static int mxc_pf_uninit(void)
{
pf_data.pf_enabled = 0;
ipu_disable_irq(IPU_IRQ_PF_Y_OUT_EOF);
ipu_disable_irq(IPU_IRQ_PF_U_OUT_EOF);
ipu_disable_irq(IPU_IRQ_PF_V_OUT_EOF);
ipu_disable_channel(MEM_PF_Y_MEM, true);
ipu_disable_channel(MEM_PF_U_MEM, true);
ipu_disable_channel(MEM_PF_V_MEM, true);
ipu_uninit_channel(MEM_PF_Y_MEM);
ipu_uninit_channel(MEM_PF_U_MEM);
ipu_uninit_channel(MEM_PF_V_MEM);
if (pf_data.qp_vaddr) {
dma_free_coherent(NULL, pf_data.qp_size, pf_data.qp_vaddr,
pf_data.qp_paddr);
pf_data.qp_vaddr = NULL;
}
return 0;
}
/*!
* This function handles PF_IOCTL_REQBUFS calls. It initializes the PF channels
* and channel buffers.
*
* @param reqbufs Input/Output Structure containing buffer mode,
* type, offset, and size. The offset and size of
* the buffer are returned for PF_MEMORY_MMAP mode.
*
* @return This function returns 0 on success or negative error code
* on error.
*/
static int mxc_pf_reqbufs(pf_reqbufs_params * reqbufs)
{
int err;
uint32_t buf_size;
int i;
int alloc_cnt = 0;
pf_buf *buf = pf_data.buf;
if (reqbufs->count > PF_MAX_BUFFER_CNT) {
reqbufs->count = PF_MAX_BUFFER_CNT;
}
/* Deallocate mmapped buffers */
if (reqbufs->count == 0) {
for (i = 0; i < PF_MAX_BUFFER_CNT; i++) {
if (buf[i].index != -1) {
dma_free_coherent(NULL, buf[i].size,
pf_data.buf_vaddr[i],
buf[i].offset);
pf_data.buf_vaddr[i] = NULL;
buf[i].index = -1;
buf[i].size = 0;
}
}
return 0;
}
buf_size = (pf_data.stride * pf_data.height * 3) / 2;
if (reqbufs->req_size > buf_size) {
buf_size = reqbufs->req_size;
pr_debug("using requested buffer size of %d\n", buf_size);
} else {
reqbufs->req_size = buf_size;
pr_debug("using default buffer size of %d\n", buf_size);
}
for (i = 0; alloc_cnt < reqbufs->count; i++) {
buf[i].index = i;
buf[i].size = buf_size;
pf_data.buf_vaddr[i] = dma_alloc_coherent(NULL, buf[i].size,
&buf[i].offset,
GFP_KERNEL | GFP_DMA);
if (!pf_data.buf_vaddr[i] || !buf[i].offset) {
printk(KERN_ERR
"mxc_pf: unable to allocate IPU buffers.\n");
err = -ENOMEM;
goto err0;
}
pr_debug("Allocated buffer %d at paddr 0x%08X, vaddr %p\n",
i, buf[i].offset, pf_data.buf_vaddr[i]);
alloc_cnt++;
}
return 0;
err0:
for (i = 0; i < alloc_cnt; i++) {
dma_free_coherent(NULL, buf[i].size, pf_data.buf_vaddr[i],
buf[i].offset);
pf_data.buf_vaddr[i] = NULL;
buf[i].index = -1;
buf[i].size = 0;
}
return err;
}
/*!
* This function handles PF_IOCTL_START calls. It sets the PF channel buffers
* addresses and starts the channels
*
* @return This function returns 0 on success or negative error code on
* error.
*/
static int mxc_pf_start(pf_buf * in, pf_buf * out, int qp_buf)
{
int err;
dma_addr_t y_in_paddr;
dma_addr_t u_in_paddr;
dma_addr_t v_in_paddr;
dma_addr_t p1_in_paddr;
dma_addr_t p2_in_paddr;
dma_addr_t y_out_paddr;
dma_addr_t u_out_paddr;
dma_addr_t v_out_paddr;
/* H.264 requires output buffer equal to input */
if (pf_data.mode == PF_H264_DEBLOCK)
out = in;
y_in_paddr = in->offset + in->y_offset;
if (in->u_offset)
u_in_paddr = in->offset + in->u_offset;
else
u_in_paddr = y_in_paddr + (pf_data.stride * pf_data.height);
if (in->v_offset)
v_in_paddr = in->offset + in->v_offset;
else
v_in_paddr = u_in_paddr + (pf_data.stride * pf_data.height) / 4;
p1_in_paddr = pf_data.qp_paddr;
if (qp_buf)
p1_in_paddr += pf_data.qp_size / 2;
if (pf_data.mode == PF_H264_DEBLOCK) {
p2_in_paddr = p1_in_paddr +
((pf_data.width + 15) / 16) *
((pf_data.height + 15) / 16) * 4;
} else {
p2_in_paddr = 0;
}
pr_debug("y_in_paddr = 0x%08X\nu_in_paddr = 0x%08X\n"
"v_in_paddr = 0x%08X\n"
"qp_paddr = 0x%08X\nbsb_paddr = 0x%08X\n",
y_in_paddr, u_in_paddr, v_in_paddr, p1_in_paddr, p2_in_paddr);
y_out_paddr = out->offset + out->y_offset;
if (out->u_offset)
u_out_paddr = out->offset + out->u_offset;
else
u_out_paddr = y_out_paddr + (pf_data.stride * pf_data.height);
if (out->v_offset)
v_out_paddr = out->offset + out->v_offset;
else
v_out_paddr =
u_out_paddr + (pf_data.stride * pf_data.height) / 4;
pr_debug("y_out_paddr = 0x%08X\nu_out_paddr = 0x%08X\n"
"v_out_paddr = 0x%08X\n",
y_out_paddr, u_out_paddr, v_out_paddr);
pf_data.done_mask = 0;
ipu_enable_irq(IPU_IRQ_PF_Y_OUT_EOF);
if (pf_data.mode != PF_MPEG4_DERING) {
ipu_enable_irq(IPU_IRQ_PF_U_OUT_EOF);
ipu_enable_irq(IPU_IRQ_PF_V_OUT_EOF);
}
err = ipu_update_channel_buffer(MEM_PF_Y_MEM, IPU_INPUT_BUFFER, 0,
y_in_paddr);
if (err < 0) {
printk(KERN_ERR "mxc_pf: error setting Y input buffer\n");
goto err0;
}
err = ipu_update_channel_buffer(MEM_PF_Y_MEM, IPU_OUTPUT_BUFFER, 0,
y_out_paddr);
if (err < 0) {
printk(KERN_ERR "mxc_pf: error setting Y output buffer\n");
goto err0;
}
if (pf_data.mode != PF_MPEG4_DERING) {
err =
ipu_update_channel_buffer(MEM_PF_U_MEM, IPU_INPUT_BUFFER, 0,
u_in_paddr);
if (err < 0) {
printk(KERN_ERR
"mxc_pf: error setting U input buffer\n");
goto err0;
}
err =
ipu_update_channel_buffer(MEM_PF_U_MEM, IPU_OUTPUT_BUFFER,
0, u_out_paddr);
if (err < 0) {
printk(KERN_ERR
"mxc_pf: error setting U output buffer\n");
goto err0;
}
err =
ipu_update_channel_buffer(MEM_PF_V_MEM, IPU_INPUT_BUFFER, 0,
v_in_paddr);
if (err < 0) {
printk(KERN_ERR
"mxc_pf: error setting V input buffer\n");
goto err0;
}
err =
ipu_update_channel_buffer(MEM_PF_V_MEM, IPU_OUTPUT_BUFFER,
0, v_out_paddr);
if (err < 0) {
printk(KERN_ERR
"mxc_pf: error setting V output buffer\n");
goto err0;
}
}
err = ipu_update_channel_buffer(MEM_PF_Y_MEM, IPU_SEC_INPUT_BUFFER, 0,
p1_in_paddr);
if (err < 0) {
printk(KERN_ERR "mxc_pf: error setting QP buffer\n");
goto err0;
}
if (pf_data.mode == PF_H264_DEBLOCK) {
err = ipu_update_channel_buffer(MEM_PF_U_MEM,
IPU_SEC_INPUT_BUFFER, 0,
p2_in_paddr);
if (err < 0) {
printk(KERN_ERR
"mxc_pf: error setting H264 BSB buffer\n");
goto err0;
}
ipu_select_buffer(MEM_PF_U_MEM, IPU_SEC_INPUT_BUFFER, 0);
}
ipu_select_buffer(MEM_PF_Y_MEM, IPU_OUTPUT_BUFFER, 0);
ipu_select_buffer(MEM_PF_Y_MEM, IPU_SEC_INPUT_BUFFER, 0);
ipu_select_buffer(MEM_PF_Y_MEM, IPU_INPUT_BUFFER, 0);
if (pf_data.mode != PF_MPEG4_DERING) {
ipu_select_buffer(MEM_PF_U_MEM, IPU_OUTPUT_BUFFER, 0);
ipu_select_buffer(MEM_PF_V_MEM, IPU_OUTPUT_BUFFER, 0);
ipu_select_buffer(MEM_PF_U_MEM, IPU_INPUT_BUFFER, 0);
ipu_select_buffer(MEM_PF_V_MEM, IPU_INPUT_BUFFER, 0);
}
if (!pf_data.pf_enabled) {
pf_data.pf_enabled = 1;
if (pf_data.mode != PF_MPEG4_DERING) {
ipu_enable_channel(MEM_PF_V_MEM);
ipu_enable_channel(MEM_PF_U_MEM);
}
ipu_enable_channel(MEM_PF_Y_MEM);
}
return 0;
err0:
return err;
}
/*!
* Post Filter driver open function. This function implements the Linux
* file_operations.open() API function.
*
* @param inode struct inode *
*
* @param filp struct file *
*
* @return This function returns 0 on success or negative error code on
* error.
*/
static int mxc_pf_open(struct inode *inode, struct file *filp)
{
int i;
if (open_count) {
return -EBUSY;
}
open_count++;
memset(&pf_data, 0, sizeof(pf_data));
for (i = 0; i < PF_MAX_BUFFER_CNT; i++) {
pf_data.buf[i].index = -1;
}
init_waitqueue_head(&pf_data.pf_wait);
init_MUTEX(&pf_data.busy_lock);
pf_data.busy_flag = 1;
ipu_request_irq(IPU_IRQ_PF_Y_OUT_EOF, mxc_pf_irq_handler,
0, "mxc_ipu_pf", &pf_data);
ipu_request_irq(IPU_IRQ_PF_U_OUT_EOF, mxc_pf_irq_handler,
0, "mxc_ipu_pf", &pf_data);
ipu_request_irq(IPU_IRQ_PF_V_OUT_EOF, mxc_pf_irq_handler,
0, "mxc_ipu_pf", &pf_data);
ipu_disable_irq(IPU_IRQ_PF_Y_OUT_EOF);
ipu_disable_irq(IPU_IRQ_PF_U_OUT_EOF);
ipu_disable_irq(IPU_IRQ_PF_V_OUT_EOF);
return 0;
}
/*!
* Post Filter driver release function. This function implements the Linux
* file_operations.release() API function.
*
* @param inode struct inode *
*
* @param filp struct file *
*
* @return This function returns 0 on success or negative error code on
* error.
*/
static int mxc_pf_release(struct inode *inode, struct file *filp)
{
pf_reqbufs_params req_buf;
if (open_count) {
mxc_pf_uninit();
/* Free any allocated buffers */
req_buf.count = 0;
mxc_pf_reqbufs(&req_buf);
ipu_free_irq(IPU_IRQ_PF_V_OUT_EOF, &pf_data);
ipu_free_irq(IPU_IRQ_PF_U_OUT_EOF, &pf_data);
ipu_free_irq(IPU_IRQ_PF_Y_OUT_EOF, &pf_data);
open_count--;
}
return 0;
}
/*!
* Post Filter driver ioctl function. This function implements the Linux
* file_operations.ioctl() API function.
*
* @param inode struct inode *
*
* @param filp struct file *
*
* @param cmd IOCTL command to handle
*
* @param arg Pointer to arguments for IOCTL
*
* @return This function returns 0 on success or negative error code on
* error.
*/
static int mxc_pf_ioctl(struct inode *inode, struct file *filp,
unsigned int cmd, unsigned long arg)
{
int retval = 0;
switch (cmd) {
case PF_IOCTL_INIT:
{
pf_init_params pf_init;
pr_debug("PF_IOCTL_INIT\n");
if (copy_from_user(&pf_init, (void *)arg,
_IOC_SIZE(cmd))) {
retval = -EFAULT;
break;
}
retval = mxc_pf_init(&pf_init);
if (retval < 0)
break;
pf_init.qp_paddr = pf_data.qp_paddr;
pf_init.qp_size = pf_data.qp_size;
/* Return size of memory allocated */
if (copy_to_user((void *)arg, &pf_init, _IOC_SIZE(cmd))) {
retval = -EFAULT;
break;
}
pf_data.busy_flag = 0;
break;
}
case PF_IOCTL_UNINIT:
pr_debug("PF_IOCTL_UNINIT\n");
retval = mxc_pf_uninit();
break;
case PF_IOCTL_REQBUFS:
{
pf_reqbufs_params reqbufs;
pr_debug("PF_IOCTL_REQBUFS\n");
if (copy_from_user
(&reqbufs, (void *)arg, _IOC_SIZE(cmd))) {
retval = -EFAULT;
break;
}
retval = mxc_pf_reqbufs(&reqbufs);
/* Return size of memory allocated */
if (copy_to_user((void *)arg, &reqbufs, _IOC_SIZE(cmd))) {
retval = -EFAULT;
break;
}
break;
}
case PF_IOCTL_QUERYBUF:
{
pf_buf buf;
pr_debug("PF_IOCTL_QUERYBUF\n");
if (copy_from_user(&buf, (void *)arg, _IOC_SIZE(cmd))) {
retval = -EFAULT;
break;
}
if ((buf.index < 0) ||
(buf.index >= PF_MAX_BUFFER_CNT) ||
(pf_data.buf[buf.index].index != buf.index)) {
retval = -EINVAL;
break;
}
/* Return size of memory allocated */
if (copy_to_user((void *)arg, &pf_data.buf[buf.index],
_IOC_SIZE(cmd))) {
retval = -EFAULT;
break;
}
break;
}
case PF_IOCTL_START:
{
int index;
pf_start_params start_params;
pr_debug("PF_IOCTL_START\n");
if (pf_data.busy_flag) {
retval = -EBUSY;
break;
}
if (copy_from_user(&start_params, (void *)arg,
_IOC_SIZE(cmd))) {
retval = -EFAULT;
break;
}
if (start_params.h264_pause_row >=
((pf_data.height + 15) / 16)) {
retval = -EINVAL;
break;
}
pf_data.busy_flag = 1;
index = start_params.in.index;
if ((index >= 0) && (index < PF_MAX_BUFFER_CNT)) {
if (pf_data.buf[index].offset !=
start_params.in.offset) {
retval = -EINVAL;
break;
}
}
index = start_params.out.index;
if ((index >= 0) && (index < PF_MAX_BUFFER_CNT)) {
if (pf_data.buf[index].offset !=
start_params.out.offset) {
retval = -EINVAL;
break;
}
}
ipu_pf_set_pause_row(start_params.h264_pause_row);
/*Update y, u, v buffers in DMA Channels */
if ((retval =
mxc_pf_start(&start_params.in, &start_params.out,
start_params.qp_buf))
< 0) {
break;
}
pr_debug("PF_IOCTL_START - processing started\n");
if (!start_params.wait) {
break;
}
pr_debug("PF_IOCTL_START - waiting for completion\n");
pf_data.wait_mask = PF_WAIT_ALL;
/* Fall thru to wait */
}
case PF_IOCTL_WAIT:
{
if (!pf_data.wait_mask)
pf_data.wait_mask = (u32) arg;
if (pf_data.mode == PF_MPEG4_DERING)
pf_data.wait_mask &= PF_WAIT_Y;
if (!pf_data.wait_mask) {
retval = -EINVAL;
break;
}
if (!wait_event_interruptible_timeout(pf_data.pf_wait,
((pf_data.
done_mask &
pf_data.
wait_mask) ==
pf_data.
wait_mask),
1 * HZ)) {
pr_debug
("PF_IOCTL_WAIT: timeout, done_mask = %d\n",
pf_data.done_mask);
retval = -ETIME;
break;
} else if (signal_pending(current)) {
pr_debug("PF_IOCTL_WAIT: interrupt received\n");
retval = -ERESTARTSYS;
break;
}
pf_data.busy_flag = 0;
pf_data.wait_mask = 0;
pr_debug("PF_IOCTL_WAIT - finished\n");
break;
}
case PF_IOCTL_RESUME:
{
int pause_row;
pr_debug("PF_IOCTL_RESUME\n");
if (pf_data.busy_flag == 0) {
retval = -EFAULT;
break;
}
if (copy_from_user(&pause_row, (void *)arg,
_IOC_SIZE(cmd))) {
retval = -EFAULT;
break;
}
if (pause_row >= ((pf_data.height + 15) / 16)) {
retval = -EINVAL;
break;
}
ipu_pf_set_pause_row(pause_row);
break;
}
default:
printk(KERN_ERR "ipu_pf_ioctl not supported ioctl\n");
retval = -1;
}
if (retval < 0)
pr_debug("return = %d\n", retval);
return retval;
}
/*!
* Post Filter driver mmap function. This function implements the Linux
* file_operations.mmap() API function for mapping driver buffers to user space.
*
* @param file struct file *
*
* @param vma structure vm_area_struct *
*
* @return 0 Success, EINTR busy lock error,
* ENOBUFS remap_page error.
*/
static int mxc_pf_mmap(struct file *file, struct vm_area_struct *vma)
{
unsigned long size = vma->vm_end - vma->vm_start;
int res = 0;
pr_debug("pgoff=0x%lx, start=0x%lx, end=0x%lx\n",
vma->vm_pgoff, vma->vm_start, vma->vm_end);
/* make this _really_ smp-safe */
if (down_interruptible(&pf_data.busy_lock))
return -EINTR;
/* make buffers write-thru cacheable */
vma->vm_page_prot = __pgprot(pgprot_val(vma->vm_page_prot) &
~L_PTE_BUFFERABLE);
if (remap_pfn_range(vma, vma->vm_start,
vma->vm_pgoff, size, vma->vm_page_prot)) {
printk(KERN_ERR "mxc_pf: remap_pfn_range failed\n");
res = -ENOBUFS;
goto mmap_exit;
}
vma->vm_flags &= ~VM_IO; /* using shared anonymous pages */
mmap_exit:
up(&pf_data.busy_lock);
return res;
}
/*!
* Post Filter driver fsync function. This function implements the Linux
* file_operations.fsync() API function.
*
* The user must call fsync() before reading an output buffer. This
* call flushes the L1 and L2 caches
*
* @param filp structure file *
*
* @param dentry struct dentry *
*
* @param datasync unused
*
* @return status POLLIN | POLLRDNORM
*/
int mxc_pf_fsync(struct file *filp, struct dentry *dentry, int datasync)
{
flush_cache_all();
outer_flush_all();
return 0;
}
/*!
* Post Filter driver poll function. This function implements the Linux
* file_operations.poll() API function.
*
* @param file structure file *
*
* @param wait structure poll_table *
*
* @return status POLLIN | POLLRDNORM
*/
static unsigned int mxc_pf_poll(struct file *file, poll_table * wait)
{
wait_queue_head_t *queue = NULL;
int res = POLLIN | POLLRDNORM;
if (down_interruptible(&pf_data.busy_lock))
return -EINTR;
queue = &pf_data.pf_wait;
poll_wait(file, queue, wait);
up(&pf_data.busy_lock);
return res;
}
/*!
* File operation structure functions pointers.
*/
static struct file_operations mxc_pf_fops = {
.owner = THIS_MODULE,
.open = mxc_pf_open,
.release = mxc_pf_release,
.ioctl = mxc_pf_ioctl,
.poll = mxc_pf_poll,
.mmap = mxc_pf_mmap,
.fsync = mxc_pf_fsync,
};
static int mxc_pf_major = 0;
/*!
* Post Filter driver module initialization function.
*/
int mxc_pf_dev_init(void)
{
int ret = 0;
struct device *temp_class;
mxc_pf_major = register_chrdev(0, "mxc_ipu_pf", &mxc_pf_fops);
if (mxc_pf_major < 0) {
printk(KERN_INFO "Unable to get a major for mxc_ipu_pf");
return mxc_pf_major;
}
mxc_pf_class = class_create(THIS_MODULE, "mxc_ipu_pf");
if (IS_ERR(mxc_pf_class)) {
printk(KERN_ERR "Error creating mxc_ipu_pf class.\n");
ret = PTR_ERR(mxc_pf_class);
goto err_out1;
}
temp_class = device_create(mxc_pf_class, NULL, MKDEV(mxc_pf_major, 0), NULL,
"mxc_ipu_pf");
if (IS_ERR(temp_class)) {
printk(KERN_ERR "Error creating mxc_ipu_pf class device.\n");
ret = PTR_ERR(temp_class);
goto err_out2;
}
printk(KERN_INFO "IPU Post-filter loading\n");
return 0;
err_out2:
class_destroy(mxc_pf_class);
err_out1:
unregister_chrdev(mxc_pf_major, "mxc_ipu_pf");
return ret;
}
/*!
* Post Filter driver module exit function.
*/
static void mxc_pf_exit(void)
{
if (mxc_pf_major > 0) {
device_destroy(mxc_pf_class, MKDEV(mxc_pf_major, 0));
class_destroy(mxc_pf_class);
unregister_chrdev(mxc_pf_major, "mxc_ipu_pf");
}
}
module_init(mxc_pf_dev_init);
module_exit(mxc_pf_exit);
MODULE_AUTHOR("Freescale Semiconductor, Inc.");
MODULE_DESCRIPTION("MXC MPEG4/H.264 Postfilter Driver");
MODULE_LICENSE("GPL");
|