1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
|
/*
* PCIe host controller driver for Freescale i.MX6 SoCs
*
* Copyright (C) 2014 Freescale Semiconductor, Inc. All Rights Reserved.
* Copyright (C) 2013 Kosagi
* http://www.kosagi.com
*
* Author: Sean Cross <xobs@kosagi.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*/
#include <linux/clk.h>
#include <linux/delay.h>
#include <linux/gpio.h>
#include <linux/interrupt.h>
#include <linux/kernel.h>
#include <linux/mfd/syscon.h>
#include <linux/mfd/syscon/imx6q-iomuxc-gpr.h>
#include <linux/module.h>
#include <linux/of_gpio.h>
#include <linux/of_device.h>
#include <linux/of_address.h>
#include <linux/pci.h>
#include <linux/platform_device.h>
#include <linux/regmap.h>
#include <linux/resource.h>
#include <linux/signal.h>
#include <linux/syscore_ops.h>
#include <linux/types.h>
#include <linux/busfreq-imx6.h>
#include <linux/regulator/consumer.h>
#include "pcie-designware.h"
#define to_imx6_pcie(x) container_of(x, struct imx6_pcie, pp)
/*
* The default value of the reserved ddr memory
* used to verify EP/RC memory space access operations.
* The layout of the 1G ddr on SD boards
* [others]0x1000_0000 ~ 0x4FFF_FFFF
* [imx6sx]0x8000_0000 ~ 0xBFFF_FFFF
*
*/
static u32 ddr_test_region = 0x40000000;
static u32 test_region_size = SZ_2M;
/* The pcie who have standalone power domain */
#define PCIE_PHY_HAS_PWR_DOMAIN BIT(0)
struct imx_pcie_data {
unsigned int flags;
};
static const struct imx_pcie_data imx6sx_pcie_data = {
.flags = PCIE_PHY_HAS_PWR_DOMAIN,
};
struct imx6_pcie {
int reset_gpio;
int power_on_gpio;
int wake_up_gpio;
int disable_gpio;
const struct imx_pcie_data *data;
struct clk *lvds_gate;
struct clk *sata_ref_100m;
struct clk *pcie_ref_125m;
struct clk *pcie_axi;
struct clk *dis_axi;
struct pcie_port pp;
struct regmap *iomuxc_gpr;
struct regulator *pcie_regulator;
void __iomem *mem_base;
};
static struct imx6_pcie *imx6_pcie;
/* PCIe Port Logic registers (memory-mapped) */
#define PL_OFFSET 0x700
#define PCIE_PHY_DEBUG_R0 (PL_OFFSET + 0x28)
#define PCIE_PHY_DEBUG_R1 (PL_OFFSET + 0x2c)
#define PCIE_PHY_CTRL (PL_OFFSET + 0x114)
#define PCIE_PHY_CTRL_DATA_LOC 0
#define PCIE_PHY_CTRL_CAP_ADR_LOC 16
#define PCIE_PHY_CTRL_CAP_DAT_LOC 17
#define PCIE_PHY_CTRL_WR_LOC 18
#define PCIE_PHY_CTRL_RD_LOC 19
#define PCIE_PHY_STAT (PL_OFFSET + 0x110)
#define PCIE_PHY_STAT_ACK_LOC 16
/* PHY registers (not memory-mapped) */
#define PCIE_PHY_RX_ASIC_OUT 0x100D
#define PHY_RX_OVRD_IN_LO 0x1005
#define PHY_RX_OVRD_IN_LO_RX_DATA_EN (1 << 5)
#define PHY_RX_OVRD_IN_LO_RX_PLL_EN (1 << 3)
static inline bool is_imx6sx_pcie(struct imx6_pcie *imx6_pcie)
{
return imx6_pcie->data == &imx6sx_pcie_data;
}
#ifdef DEBUG
static int pcie_reg_dump(struct imx6_pcie *imx6_pcie)
{
u32 val;
struct regmap *anatop_g;
/* GPRs registers */
regmap_read(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1, &val);
pr_info("<F> %s <L> %d gpr1 0x%08x.\n", __func__, __LINE__, val);
regmap_read(imx6_pcie->iomuxc_gpr, IOMUXC_GPR5, &val);
pr_info("<F> %s <L> %d gpr5 0x%08x.\n", __func__, __LINE__, val);
regmap_read(imx6_pcie->iomuxc_gpr, IOMUXC_GPR8, &val);
pr_info("<F> %s <L> %d gpr8 0x%08x.\n", __func__, __LINE__, val);
regmap_read(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12, &val);
pr_info("<F> %s <L> %d gpr12 0x%08x.\n", __func__, __LINE__, val);
regmap_read(imx6_pcie->iomuxc_gpr, IOMUXC_GPR13, &val);
pr_info("<F> %s <L> %d gpr13 0x%08x.\n", __func__, __LINE__, val);
/* anatop registers: pll6_enet, misc1 */
anatop_g = syscon_regmap_lookup_by_compatible("fsl,imx6q-anatop");
if (IS_ERR(anatop_g))
pr_err("failed to find fsl,imx6sx-anatop regmap\n");
regmap_read(anatop_g, 0xe0, &val);
pr_info("<F> %s <L> %d pll6_enet 0x%08x.\n", __func__, __LINE__, val);
regmap_read(anatop_g, 0x160, &val);
pr_info("<F> %s <L> %d misc1 0x%08x.\n", __func__, __LINE__, val);
}
#endif
static int pcie_phy_poll_ack(void __iomem *dbi_base, int exp_val)
{
u32 val;
u32 max_iterations = 10;
u32 wait_counter = 0;
do {
val = readl(dbi_base + PCIE_PHY_STAT);
val = (val >> PCIE_PHY_STAT_ACK_LOC) & 0x1;
wait_counter++;
if (val == exp_val)
return 0;
udelay(1);
} while (wait_counter < max_iterations);
return -ETIMEDOUT;
}
static int pcie_phy_wait_ack(void __iomem *dbi_base, int addr)
{
u32 val;
int ret;
val = addr << PCIE_PHY_CTRL_DATA_LOC;
writel(val, dbi_base + PCIE_PHY_CTRL);
val |= (0x1 << PCIE_PHY_CTRL_CAP_ADR_LOC);
writel(val, dbi_base + PCIE_PHY_CTRL);
ret = pcie_phy_poll_ack(dbi_base, 1);
if (ret)
return ret;
val = addr << PCIE_PHY_CTRL_DATA_LOC;
writel(val, dbi_base + PCIE_PHY_CTRL);
ret = pcie_phy_poll_ack(dbi_base, 0);
if (ret)
return ret;
return 0;
}
/* Read from the 16-bit PCIe PHY control registers (not memory-mapped) */
static int pcie_phy_read(void __iomem *dbi_base, int addr , int *data)
{
u32 val, phy_ctl;
int ret;
ret = pcie_phy_wait_ack(dbi_base, addr);
if (ret)
return ret;
/* assert Read signal */
phy_ctl = 0x1 << PCIE_PHY_CTRL_RD_LOC;
writel(phy_ctl, dbi_base + PCIE_PHY_CTRL);
ret = pcie_phy_poll_ack(dbi_base, 1);
if (ret)
return ret;
val = readl(dbi_base + PCIE_PHY_STAT);
*data = val & 0xffff;
/* deassert Read signal */
writel(0x00, dbi_base + PCIE_PHY_CTRL);
ret = pcie_phy_poll_ack(dbi_base, 0);
if (ret)
return ret;
return 0;
}
static int pcie_phy_write(void __iomem *dbi_base, int addr, int data)
{
u32 var;
int ret;
/* write addr */
/* cap addr */
ret = pcie_phy_wait_ack(dbi_base, addr);
if (ret)
return ret;
var = data << PCIE_PHY_CTRL_DATA_LOC;
writel(var, dbi_base + PCIE_PHY_CTRL);
/* capture data */
var |= (0x1 << PCIE_PHY_CTRL_CAP_DAT_LOC);
writel(var, dbi_base + PCIE_PHY_CTRL);
ret = pcie_phy_poll_ack(dbi_base, 1);
if (ret)
return ret;
/* deassert cap data */
var = data << PCIE_PHY_CTRL_DATA_LOC;
writel(var, dbi_base + PCIE_PHY_CTRL);
/* wait for ack de-assertion */
ret = pcie_phy_poll_ack(dbi_base, 0);
if (ret)
return ret;
/* assert wr signal */
var = 0x1 << PCIE_PHY_CTRL_WR_LOC;
writel(var, dbi_base + PCIE_PHY_CTRL);
/* wait for ack */
ret = pcie_phy_poll_ack(dbi_base, 1);
if (ret)
return ret;
/* deassert wr signal */
var = data << PCIE_PHY_CTRL_DATA_LOC;
writel(var, dbi_base + PCIE_PHY_CTRL);
/* wait for ack de-assertion */
ret = pcie_phy_poll_ack(dbi_base, 0);
if (ret)
return ret;
writel(0x0, dbi_base + PCIE_PHY_CTRL);
return 0;
}
/* Added for PCI abort handling */
static int imx6q_pcie_abort_handler(unsigned long addr,
unsigned int fsr, struct pt_regs *regs)
{
return 0;
}
static int imx6_pcie_deassert_core_reset(struct pcie_port *pp)
{
struct imx6_pcie *imx6_pcie = to_imx6_pcie(pp);
int ret;
if (gpio_is_valid(imx6_pcie->power_on_gpio))
gpio_set_value(imx6_pcie->power_on_gpio, 1);
request_bus_freq(BUS_FREQ_HIGH);
if (is_imx6sx_pcie(imx6_pcie)) {
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
IMX6Q_GPR12_PCIE_TEST_PD, 0 << 30);
ret = clk_prepare_enable(imx6_pcie->dis_axi);
if (ret) {
dev_err(pp->dev, "unable to enable dis_axi\n");
goto err_dis_axi;
}
} else {
/* Those bits are not used anymore on imx6sx */
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1,
IMX6Q_GPR1_PCIE_TEST_PD, 0 << 18);
/* sata_ref is not used by pcie on imx6sx */
ret = clk_prepare_enable(imx6_pcie->sata_ref_100m);
if (ret) {
dev_err(pp->dev, "unable to enable sata_ref_100m\n");
goto err_sata_ref;
}
}
ret = clk_prepare_enable(imx6_pcie->pcie_ref_125m);
if (ret) {
dev_err(pp->dev, "unable to enable pcie_ref_125m\n");
goto err_pcie_ref;
}
if (!IS_ENABLED(CONFIG_EP_MODE_IN_EP_RC_SYS)
&& !IS_ENABLED(CONFIG_RC_MODE_IN_EP_RC_SYS)) {
ret = clk_prepare_enable(imx6_pcie->lvds_gate);
if (ret) {
dev_err(pp->dev, "unable to enable lvds_gate\n");
goto err_lvds_gate;
}
}
ret = clk_prepare_enable(imx6_pcie->pcie_axi);
if (ret) {
dev_err(pp->dev, "unable to enable pcie_axi\n");
goto err_pcie_axi;
}
if (!is_imx6sx_pcie(imx6_pcie)) {
/*
* This bit is not used anymore on imx6sx.
* wailt for the pcie clks are stable.
* ~4us is requried, let it to be 10us here.
*/
udelay(10);
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1,
IMX6Q_GPR1_PCIE_REF_CLK_EN, 1 << 16);
}
/* allow the clocks to stabilize */
usleep_range(200, 500);
if (gpio_is_valid(imx6_pcie->reset_gpio)) {
gpio_set_value(imx6_pcie->reset_gpio, 0);
mdelay(1);
gpio_set_value(imx6_pcie->reset_gpio, 1);
}
return 0;
err_pcie_axi:
clk_disable_unprepare(imx6_pcie->lvds_gate);
err_lvds_gate:
clk_disable_unprepare(imx6_pcie->pcie_ref_125m);
err_pcie_ref:
if (!is_imx6sx_pcie(imx6_pcie))
clk_disable_unprepare(imx6_pcie->sata_ref_100m);
err_sata_ref:
if (is_imx6sx_pcie(imx6_pcie))
clk_disable_unprepare(imx6_pcie->dis_axi);
err_dis_axi:
release_bus_freq(BUS_FREQ_HIGH);
return ret;
}
static void imx6_pcie_init_phy(struct pcie_port *pp)
{
struct imx6_pcie *imx6_pcie = to_imx6_pcie(pp);
int ret;
/*
* iMX6SX PCIe has the stand-alone power domain
* add the initialization here for iMX6SX PCIe.
*/
if (is_imx6sx_pcie(imx6_pcie)) {
/* Force PCIe PHY reset */
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR5,
BIT(19), 1 << 19);
/* Power up PCIe PHY, ANATOP_REG_CORE offset 0x140, bit13-9 */
regulator_set_voltage(imx6_pcie->pcie_regulator, 1100000, 1100000);
ret = regulator_enable(imx6_pcie->pcie_regulator);
if (ret)
dev_info(pp->dev, "failed to enable pcie regulator.\n");
}
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
IMX6Q_GPR12_PCIE_CTL_2, 0 << 10);
/* configure constant input signal to the pcie ctrl and phy */
if (IS_ENABLED(CONFIG_EP_MODE_IN_EP_RC_SYS))
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
IMX6Q_GPR12_DEVICE_TYPE,
PCI_EXP_TYPE_ENDPOINT << 12);
else
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
IMX6Q_GPR12_DEVICE_TYPE,
PCI_EXP_TYPE_ROOT_PORT << 12);
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
IMX6Q_GPR12_LOS_LEVEL, 9 << 4);
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR8,
IMX6Q_GPR8_TX_DEEMPH_GEN1, 0 << 0);
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR8,
IMX6Q_GPR8_TX_DEEMPH_GEN2_3P5DB, 0 << 6);
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR8,
IMX6Q_GPR8_TX_DEEMPH_GEN2_6DB, 20 << 12);
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR8,
IMX6Q_GPR8_TX_SWING_FULL, 127 << 18);
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR8,
IMX6Q_GPR8_TX_SWING_LOW, 127 << 25);
}
static irqreturn_t imx_pcie_msi_irq_handler(int irq, void *arg)
{
struct pcie_port *pp = arg;
dw_handle_msi_irq(pp);
return IRQ_HANDLED;
}
static void imx6_pcie_host_init(struct pcie_port *pp)
{
int count = 0;
struct imx6_pcie *imx6_pcie = to_imx6_pcie(pp);
imx6_pcie_init_phy(pp);
imx6_pcie_deassert_core_reset(pp);
/*
* iMX6SX PCIe has the stand-alone power domain.
* refer to the initialization for iMX6SX PCIe,
* release the PCIe PHY reset here,
* before LTSSM enable is set.
*/
if (is_imx6sx_pcie(imx6_pcie))
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR5,
BIT(19), 0 << 19);
dw_pcie_setup_rc(pp);
#ifdef DEBUG
pcie_reg_dump(imx6_pcie);
#endif
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
IMX6Q_GPR12_PCIE_CTL_2, 1 << 10);
while (!dw_pcie_link_up(pp)) {
usleep_range(100, 1000);
count++;
if (count >= 200) {
dev_err(pp->dev, "phy link never came up\n");
dev_dbg(pp->dev,
"DEBUG_R0: 0x%08x, DEBUG_R1: 0x%08x\n",
readl(pp->dbi_base + PCIE_PHY_DEBUG_R0),
readl(pp->dbi_base + PCIE_PHY_DEBUG_R1));
return;
}
}
if (IS_ENABLED(CONFIG_PCI_MSI)) {
pp->quirks |= DW_PCIE_QUIRK_NO_MSI_VEC;
pp->quirks |= DW_PCIE_QUIRK_MSI_SELF_EN;
dw_pcie_msi_init(pp);
}
return;
}
static int imx6_pcie_link_up(struct pcie_port *pp)
{
u32 rc, ltssm, rx_valid, temp;
/* link is debug bit 36, debug register 1 starts at bit 32 */
rc = readl(pp->dbi_base + PCIE_PHY_DEBUG_R1) & (0x1 << (36 - 32));
if (rc)
return -EAGAIN;
/*
* From L0, initiate MAC entry to gen2 if EP/RC supports gen2.
* Wait 2ms (LTSSM timeout is 24ms, PHY lock is ~5us in gen2).
* If (MAC/LTSSM.state == Recovery.RcvrLock)
* && (PHY/rx_valid==0) then pulse PHY/rx_reset. Transition
* to gen2 is stuck
*/
pcie_phy_read(pp->dbi_base, PCIE_PHY_RX_ASIC_OUT, &rx_valid);
ltssm = readl(pp->dbi_base + PCIE_PHY_DEBUG_R0) & 0x3F;
if (rx_valid & 0x01)
return 0;
if (ltssm != 0x0d)
return 0;
dev_err(pp->dev, "transition to gen2 is stuck, reset PHY!\n");
pcie_phy_read(pp->dbi_base,
PHY_RX_OVRD_IN_LO, &temp);
temp |= (PHY_RX_OVRD_IN_LO_RX_DATA_EN
| PHY_RX_OVRD_IN_LO_RX_PLL_EN);
pcie_phy_write(pp->dbi_base,
PHY_RX_OVRD_IN_LO, temp);
usleep_range(2000, 3000);
pcie_phy_read(pp->dbi_base,
PHY_RX_OVRD_IN_LO, &temp);
temp &= ~(PHY_RX_OVRD_IN_LO_RX_DATA_EN
| PHY_RX_OVRD_IN_LO_RX_PLL_EN);
pcie_phy_write(pp->dbi_base,
PHY_RX_OVRD_IN_LO, temp);
return 0;
}
static struct pcie_host_ops imx6_pcie_host_ops = {
.link_up = imx6_pcie_link_up,
.host_init = imx6_pcie_host_init,
};
static int imx6_add_pcie_port(struct pcie_port *pp,
struct platform_device *pdev)
{
int ret;
pp->irq = platform_get_irq(pdev, 0);
if (!pp->irq) {
dev_err(&pdev->dev, "failed to get irq\n");
return -ENODEV;
}
if (IS_ENABLED(CONFIG_PCI_MSI)) {
pp->msi_irq = pp->irq - 3;
if (!pp->msi_irq) {
dev_err(&pdev->dev, "failed to get msi irq\n");
return -ENODEV;
}
ret = devm_request_irq(&pdev->dev, pp->msi_irq,
imx_pcie_msi_irq_handler,
IRQF_SHARED, "imx6q-pcie", pp);
if (ret) {
dev_err(&pdev->dev, "failed to request msi irq\n");
return ret;
}
}
pp->root_bus_nr = -1;
pp->ops = &imx6_pcie_host_ops;
spin_lock_init(&pp->conf_lock);
ret = dw_pcie_host_init(pp);
if (ret) {
dev_err(&pdev->dev, "failed to initialize host\n");
return ret;
}
return 0;
}
static ssize_t imx_pcie_bar0_addr_info(struct device *dev,
struct device_attribute *devattr, char *buf)
{
struct imx6_pcie *imx6_pcie = dev_get_drvdata(dev);
struct pcie_port *pp = &imx6_pcie->pp;
return sprintf(buf, "imx-pcie-bar0-addr-info start 0x%08x\n",
readl(pp->dbi_base + PCI_BASE_ADDRESS_0));
}
static ssize_t imx_pcie_bar0_addr_start(struct device *dev,
struct device_attribute *attr, const char *buf, size_t count)
{
u32 bar_start;
struct imx6_pcie *imx6_pcie = dev_get_drvdata(dev);
struct pcie_port *pp = &imx6_pcie->pp;
sscanf(buf, "%x\n", &bar_start);
writel(bar_start, pp->dbi_base + PCI_BASE_ADDRESS_0);
return count;
}
static void imx_pcie_regions_setup(struct device *dev)
{
struct imx6_pcie *imx6_pcie = dev_get_drvdata(dev);
struct pcie_port *pp = &imx6_pcie->pp;
if (is_imx6sx_pcie(imx6_pcie))
ddr_test_region = 0xb0000000;
if (IS_ENABLED(CONFIG_EP_MODE_IN_EP_RC_SYS)) {
/*
* region2 outbound used to access rc mem
* in imx6 pcie ep/rc validation system
*/
writel(2, pp->dbi_base + PCIE_ATU_VIEWPORT);
writel(pp->mem_base, pp->dbi_base + PCIE_ATU_LOWER_BASE);
writel(0, pp->dbi_base + PCIE_ATU_UPPER_BASE);
writel(pp->mem_base + test_region_size,
pp->dbi_base + PCIE_ATU_LIMIT);
writel(ddr_test_region,
pp->dbi_base + PCIE_ATU_LOWER_TARGET);
writel(0, pp->dbi_base + PCIE_ATU_UPPER_TARGET);
writel(PCIE_ATU_TYPE_MEM, pp->dbi_base + PCIE_ATU_CR1);
writel(PCIE_ATU_ENABLE, pp->dbi_base + PCIE_ATU_CR2);
}
if (IS_ENABLED(CONFIG_RC_MODE_IN_EP_RC_SYS)) {
/*
* region2 outbound used to access ep mem
* in imx6 pcie ep/rc validation system
*/
writel(2, pp->dbi_base + PCIE_ATU_VIEWPORT);
writel(pp->mem_base, pp->dbi_base + PCIE_ATU_LOWER_BASE);
writel(0, pp->dbi_base + PCIE_ATU_UPPER_BASE);
writel(pp->mem_base + test_region_size,
pp->dbi_base + PCIE_ATU_LIMIT);
writel(ddr_test_region,
pp->dbi_base + PCIE_ATU_LOWER_TARGET);
writel(0, pp->dbi_base + PCIE_ATU_UPPER_TARGET);
writel(PCIE_ATU_TYPE_MEM, pp->dbi_base + PCIE_ATU_CR1);
writel(PCIE_ATU_ENABLE, pp->dbi_base + PCIE_ATU_CR2);
}
}
static ssize_t imx_pcie_memw_info(struct device *dev,
struct device_attribute *devattr, char *buf)
{
return sprintf(buf, "imx-pcie-rc-memw-info start 0x%08x, size 0x%08x\n",
ddr_test_region, test_region_size);
}
static ssize_t
imx_pcie_memw_start(struct device *dev, struct device_attribute *attr,
const char *buf, size_t count)
{
u32 memw_start;
sscanf(buf, "%x\n", &memw_start);
if (memw_start < 0x10000000) {
dev_err(dev, "Invalid memory start address.\n");
dev_info(dev, "For example: echo 0x41000000 > /sys/...");
return -1;
}
if (ddr_test_region != memw_start) {
ddr_test_region = memw_start;
/* Re-setup the iATU */
imx_pcie_regions_setup(dev);
}
return count;
}
static ssize_t
imx_pcie_memw_size(struct device *dev, struct device_attribute *attr,
const char *buf, size_t count)
{
u32 memw_size;
sscanf(buf, "%x\n", &memw_size);
if ((memw_size > (SZ_16M - SZ_1M)) || (memw_size < SZ_64K)) {
dev_err(dev, "Invalid, should be [SZ_64K,SZ_16M - SZ_1MB].\n");
dev_info(dev, "For example: echo 0x800000 > /sys/...");
return -1;
}
if (test_region_size != memw_size) {
test_region_size = memw_size;
/* Re-setup the iATU */
imx_pcie_regions_setup(dev);
}
return count;
}
static DEVICE_ATTR(memw_info, S_IRUGO, imx_pcie_memw_info, NULL);
static DEVICE_ATTR(memw_start_set, S_IWUGO, NULL, imx_pcie_memw_start);
static DEVICE_ATTR(memw_size_set, S_IWUGO, NULL, imx_pcie_memw_size);
static DEVICE_ATTR(ep_bar0_addr, S_IRWXUGO, imx_pcie_bar0_addr_info,
imx_pcie_bar0_addr_start);
static struct attribute *imx_pcie_attrs[] = {
/*
* The start address, and the limitation (64KB ~ (16MB - 1MB))
* of the ddr mem window reserved by RC, and used for EP to access.
* BTW, these attrs are only configured at EP side.
*/
&dev_attr_memw_info.attr,
&dev_attr_memw_start_set.attr,
&dev_attr_memw_size_set.attr,
&dev_attr_ep_bar0_addr.attr,
NULL
};
static struct attribute_group imx_pcie_attrgroup = {
.attrs = imx_pcie_attrs,
};
static const struct of_device_id imx6_pcie_of_match[] = {
{ .compatible = "fsl,imx6q-pcie", },
{ .compatible = "fsl,imx6sx-pcie", .data = &imx6sx_pcie_data},
{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(of, imx6_pcie_of_match);
static void imx6_pcie_setup_ep(struct pcie_port *pp)
{
/* CMD reg:I/O space, MEM space, and Bus Master Enable */
writel(readl(pp->dbi_base + PCI_COMMAND)
| PCI_COMMAND_IO
| PCI_COMMAND_MEMORY
| PCI_COMMAND_MASTER,
pp->dbi_base + PCI_COMMAND);
/*
* configure the class_rev(emaluate one memory ram ep device),
* bar0 and bar1 of ep
*/
writel(0xdeadbeaf, pp->dbi_base + PCI_VENDOR_ID);
writel(readl(pp->dbi_base + PCI_CLASS_REVISION)
| (PCI_CLASS_MEMORY_RAM << 16),
pp->dbi_base + PCI_CLASS_REVISION);
writel(0xdeadbeaf, pp->dbi_base
+ PCI_SUBSYSTEM_VENDOR_ID);
/* 32bit none-prefetchable 8M bytes memory on bar0 */
writel(0x0, pp->dbi_base + PCI_BASE_ADDRESS_0);
writel(SZ_8M - 1, pp->dbi_base + (1 << 12)
+ PCI_BASE_ADDRESS_0);
/* None used bar1 */
writel(0x0, pp->dbi_base + PCI_BASE_ADDRESS_1);
writel(0, pp->dbi_base + (1 << 12) + PCI_BASE_ADDRESS_1);
/* 4K bytes IO on bar2 */
writel(0x1, pp->dbi_base + PCI_BASE_ADDRESS_2);
writel(SZ_4K - 1, pp->dbi_base + (1 << 12) +
PCI_BASE_ADDRESS_2);
/*
* 32bit prefetchable 1M bytes memory on bar3
* FIXME BAR MASK3 is not changable, the size
* is fixed to 256 bytes.
*/
writel(0x8, pp->dbi_base + PCI_BASE_ADDRESS_3);
writel(SZ_1M - 1, pp->dbi_base + (1 << 12)
+ PCI_BASE_ADDRESS_3);
/*
* 64bit prefetchable 1M bytes memory on bar4-5.
* FIXME BAR4,5 are not enabled yet
*/
writel(0xc, pp->dbi_base + PCI_BASE_ADDRESS_4);
writel(SZ_1M - 1, pp->dbi_base + (1 << 12)
+ PCI_BASE_ADDRESS_4);
writel(0, pp->dbi_base + (1 << 12) + PCI_BASE_ADDRESS_5);
}
#ifdef CONFIG_PM_SLEEP
static int pci_imx_suspend(void)
{
int rc = 0;
if (is_imx6sx_pcie(imx6_pcie)) {
if (IS_ENABLED(CONFIG_PCI_IMX6SX_EXTREMELY_PWR_SAVE)) {
/* Disable clks and power down PCIe PHY */
clk_disable_unprepare(imx6_pcie->pcie_axi);
if (!IS_ENABLED(CONFIG_EP_MODE_IN_EP_RC_SYS)
&& !IS_ENABLED(CONFIG_RC_MODE_IN_EP_RC_SYS))
clk_disable_unprepare(imx6_pcie->lvds_gate);
clk_disable_unprepare(imx6_pcie->pcie_ref_125m);
clk_disable_unprepare(imx6_pcie->dis_axi);
release_bus_freq(BUS_FREQ_HIGH);
/* Put PCIe PHY to be isolation */
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR0,
BIT(6), 1 << 6);
/*
* Power down PCIe PHY.
*/
regulator_disable(imx6_pcie->pcie_regulator);
} else {
/* PM_TURN_OFF */
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
BIT(16), 1 << 16);
udelay(10);
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
BIT(16), 0 << 16);
clk_disable_unprepare(imx6_pcie->pcie_axi);
if (!IS_ENABLED(CONFIG_EP_MODE_IN_EP_RC_SYS)
&& !IS_ENABLED(CONFIG_RC_MODE_IN_EP_RC_SYS))
clk_disable_unprepare(imx6_pcie->lvds_gate);
clk_disable_unprepare(imx6_pcie->pcie_ref_125m);
clk_disable_unprepare(imx6_pcie->dis_axi);
release_bus_freq(BUS_FREQ_HIGH);
}
}
return rc;
}
static void pci_imx_resume(void)
{
struct pcie_port *pp = &imx6_pcie->pp;
if (is_imx6sx_pcie(imx6_pcie)) {
if (IS_ENABLED(CONFIG_PCI_IMX6SX_EXTREMELY_PWR_SAVE)) {
/* Power up PCIe PHY, and so on again */
imx6_pcie_init_phy(pp);
imx6_pcie_deassert_core_reset(pp);
/*
* iMX6SX PCIe has the stand-alone power domain.
* refer to the initialization for iMX6SX PCIe,
* release the PCIe PHY reset here,
* before LTSSM enable is set
* .
*/
regmap_update_bits(imx6_pcie->iomuxc_gpr,
IOMUXC_GPR5, BIT(19), 0 << 19);
if (IS_ENABLED(CONFIG_EP_MODE_IN_EP_RC_SYS)) {
imx6_pcie_setup_ep(pp);
} else {
/*
* CMD reg:I/O space, MEM space,
* and Bus Master
*/
writel(readl(pp->dbi_base + PCI_COMMAND)
| PCI_COMMAND_IO
| PCI_COMMAND_MEMORY
| PCI_COMMAND_MASTER,
pp->dbi_base + PCI_COMMAND);
/*
* Set the CLASS_REV of RC CFG header to
* PCI_CLASS_BRIDGE_PCI
*/
writel(readl(pp->dbi_base + PCI_CLASS_REVISION)
| (PCI_CLASS_BRIDGE_PCI << 16),
pp->dbi_base + PCI_CLASS_REVISION);
}
/* assert LTSSM enable */
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
IMX6Q_GPR12_PCIE_CTL_2, 1 << 10);
} else {
/* Wake up re-enable clks */
request_bus_freq(BUS_FREQ_HIGH);
clk_prepare_enable(imx6_pcie->dis_axi);
if (!IS_ENABLED(CONFIG_EP_MODE_IN_EP_RC_SYS)
&& !IS_ENABLED(CONFIG_RC_MODE_IN_EP_RC_SYS))
clk_prepare_enable(imx6_pcie->lvds_gate);
clk_prepare_enable(imx6_pcie->pcie_ref_125m);
clk_prepare_enable(imx6_pcie->pcie_axi);
/* reset iMX6SX PCIe */
regmap_update_bits(imx6_pcie->iomuxc_gpr,
IOMUXC_GPR5, BIT(18), 1 << 18);
regmap_update_bits(imx6_pcie->iomuxc_gpr,
IOMUXC_GPR5, BIT(18), 0 << 18);
/*
* controller maybe turn off, re-configure again
* Set the CLASS_REV of RC CFG header to
* PCI_CLASS_BRIDGE_PCI
*/
writel(readl(pp->dbi_base + PCI_CLASS_REVISION)
| (PCI_CLASS_BRIDGE_PCI << 16),
pp->dbi_base + PCI_CLASS_REVISION);
dw_pcie_setup_rc(pp);
/* reset iMX6SX PCIe */
regmap_update_bits(imx6_pcie->iomuxc_gpr,
IOMUXC_GPR5, BIT(18), 1 << 18);
regmap_update_bits(imx6_pcie->iomuxc_gpr,
IOMUXC_GPR5, BIT(18), 0 << 18);
/* RESET EP */
gpio_set_value(imx6_pcie->reset_gpio, 0);
udelay(10);
gpio_set_value(imx6_pcie->reset_gpio, 1);
}
}
}
#endif
static struct syscore_ops pci_imx_syscore_ops = {
.suspend = pci_imx_suspend,
.resume = pci_imx_resume,
};
static int __init imx6_pcie_probe(struct platform_device *pdev)
{
struct pcie_port *pp;
const struct of_device_id *of_id =
of_match_device(imx6_pcie_of_match, &pdev->dev);
struct device_node *np = pdev->dev.of_node;
struct resource *dbi_base;
int ret, i;
void *test_reg1, *test_reg2;
void __iomem *pcie_arb_base_addr;
struct timeval tv1, tv2, tv3;
u32 tv_count1, tv_count2;
imx6_pcie = devm_kzalloc(&pdev->dev, sizeof(*imx6_pcie), GFP_KERNEL);
if (!imx6_pcie)
return -ENOMEM;
pp = &imx6_pcie->pp;
pp->dev = &pdev->dev;
imx6_pcie->data = of_id->data;
if (IS_ENABLED(CONFIG_EP_MODE_IN_EP_RC_SYS)) {
/* add attributes for device */
ret = sysfs_create_group(&pdev->dev.kobj, &imx_pcie_attrgroup);
if (ret)
return -EINVAL;
}
/* Added for PCI abort handling */
hook_fault_code(16 + 6, imx6q_pcie_abort_handler, SIGBUS, 0,
"imprecise external abort");
dbi_base = platform_get_resource(pdev, IORESOURCE_MEM, 0);
if (!dbi_base) {
dev_err(&pdev->dev, "dbi_base memory resource not found\n");
return -ENODEV;
}
pp->dbi_base = devm_ioremap_resource(&pdev->dev, dbi_base);
if (IS_ERR(pp->dbi_base)) {
ret = PTR_ERR(pp->dbi_base);
goto err;
}
/* Fetch GPIOs */
imx6_pcie->reset_gpio = of_get_named_gpio(np, "reset-gpio", 0);
if (gpio_is_valid(imx6_pcie->reset_gpio)) {
ret = devm_gpio_request_one(&pdev->dev,
imx6_pcie->reset_gpio,
GPIOF_OUT_INIT_LOW,
"PCIe reset");
if (ret) {
dev_err(&pdev->dev, "unable to get reset gpio\n");
goto err;
}
}
imx6_pcie->power_on_gpio = of_get_named_gpio(np, "power-on-gpio", 0);
if (gpio_is_valid(imx6_pcie->power_on_gpio)) {
ret = devm_gpio_request_one(&pdev->dev,
imx6_pcie->power_on_gpio,
GPIOF_OUT_INIT_LOW,
"PCIe power enable");
if (ret) {
dev_err(&pdev->dev, "unable to get power-on gpio\n");
goto err;
}
}
imx6_pcie->wake_up_gpio = of_get_named_gpio(np, "wake-up-gpio", 0);
if (gpio_is_valid(imx6_pcie->wake_up_gpio)) {
ret = devm_gpio_request_one(&pdev->dev,
imx6_pcie->wake_up_gpio,
GPIOF_IN,
"PCIe wake up");
if (ret) {
dev_err(&pdev->dev, "unable to get wake-up gpio\n");
goto err;
}
}
imx6_pcie->disable_gpio = of_get_named_gpio(np, "disable-gpio", 0);
if (gpio_is_valid(imx6_pcie->disable_gpio)) {
ret = devm_gpio_request_one(&pdev->dev,
imx6_pcie->disable_gpio,
GPIOF_OUT_INIT_HIGH,
"PCIe disable endpoint");
if (ret) {
dev_err(&pdev->dev, "unable to get disable-ep gpio\n");
goto err;
}
}
/* Fetch clocks */
imx6_pcie->lvds_gate = devm_clk_get(&pdev->dev, "lvds_gate");
if (IS_ERR(imx6_pcie->lvds_gate)) {
dev_err(&pdev->dev,
"lvds_gate clock select missing or invalid\n");
ret = PTR_ERR(imx6_pcie->lvds_gate);
goto err;
}
imx6_pcie->pcie_ref_125m = devm_clk_get(&pdev->dev, "pcie_ref_125m");
if (IS_ERR(imx6_pcie->pcie_ref_125m)) {
dev_err(&pdev->dev,
"pcie_ref_125m clock source missing or invalid\n");
ret = PTR_ERR(imx6_pcie->pcie_ref_125m);
goto err;
}
imx6_pcie->pcie_axi = devm_clk_get(&pdev->dev, "pcie_axi");
if (IS_ERR(imx6_pcie->pcie_axi)) {
dev_err(&pdev->dev,
"pcie_axi clock source missing or invalid\n");
ret = PTR_ERR(imx6_pcie->pcie_axi);
goto err;
}
if (is_imx6sx_pcie(imx6_pcie)) {
imx6_pcie->dis_axi = devm_clk_get(&pdev->dev, "display_axi");
if (IS_ERR(imx6_pcie->dis_axi)) {
dev_err(&pdev->dev,
"dis_axi clock source missing or invalid\n");
ret = PTR_ERR(imx6_pcie->dis_axi);
goto err;
}
/* Get pcie regulator */
imx6_pcie->pcie_regulator = devm_regulator_get(pp->dev, "pcie");
/* Grab GPR config register range */
imx6_pcie->iomuxc_gpr =
syscon_regmap_lookup_by_compatible("fsl,imx6sx-iomuxc-gpr");
} else {
/* sata_ref is not used by pcie on imx6sx */
imx6_pcie->sata_ref_100m = devm_clk_get(&pdev->dev, "sata_ref_100m");
if (IS_ERR(imx6_pcie->sata_ref_100m)) {
dev_err(&pdev->dev,
"sata_ref_100m clock source missing or invalid\n");
ret = PTR_ERR(imx6_pcie->sata_ref_100m);
goto err;
}
/* Grab GPR config register range */
imx6_pcie->iomuxc_gpr =
syscon_regmap_lookup_by_compatible("fsl,imx6q-iomuxc-gpr");
}
if (IS_ERR(imx6_pcie->iomuxc_gpr)) {
dev_err(&pdev->dev, "unable to find iomuxc registers\n");
ret = PTR_ERR(imx6_pcie->iomuxc_gpr);
goto err;
}
if (IS_ENABLED(CONFIG_EP_MODE_IN_EP_RC_SYS)) {
if (is_imx6sx_pcie(imx6_pcie)) {
struct device_node *np = pp->dev->of_node;
struct of_pci_range range;
struct of_pci_range_parser parser;
unsigned long restype;
if (of_pci_range_parser_init(&parser, np)) {
dev_err(pp->dev, "missing ranges property\n");
return -EINVAL;
}
/* Get the memory ranges from DT */
for_each_of_pci_range(&parser, &range) {
restype = range.flags & IORESOURCE_TYPE_BITS;
if (restype == IORESOURCE_MEM) {
of_pci_range_to_resource(&range,
np, &pp->mem);
pp->mem.name = "MEM";
}
}
pp->mem_base = pp->mem.start;
}
if (IS_ENABLED(CONFIG_EP_SELF_IO_TEST)) {
/* Prepare the test regions and data */
test_reg1 = devm_kzalloc(&pdev->dev,
test_region_size, GFP_KERNEL);
if (!test_reg1) {
pr_err("pcie ep: can't alloc the test reg1.\n");
ret = PTR_ERR(test_reg1);
goto err;
}
test_reg2 = devm_kzalloc(&pdev->dev,
test_region_size, GFP_KERNEL);
if (!test_reg2) {
pr_err("pcie ep: can't alloc the test reg2.\n");
ret = PTR_ERR(test_reg1);
goto err;
}
pcie_arb_base_addr = ioremap_cached(pp->mem_base,
test_region_size);
if (!pcie_arb_base_addr) {
pr_err("error with ioremap in ep selftest\n");
ret = PTR_ERR(pcie_arb_base_addr);
goto err;
}
for (i = 0; i < test_region_size; i = i + 4) {
writel(0xE6600D00 + i, test_reg1 + i);
writel(0xDEADBEAF, test_reg2 + i);
}
}
imx6_pcie_init_phy(pp);
imx6_pcie_deassert_core_reset(pp);
/*
* iMX6SX PCIe has the stand-alone power domain.
* refer to the initialization for iMX6SX PCIe,
* release the PCIe PHY reset here,
* before LTSSM enable is set
* .
*/
if (is_imx6sx_pcie(imx6_pcie))
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR5,
BIT(19), 0 << 19);
/* assert LTSSM enable */
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
IMX6Q_GPR12_PCIE_CTL_2, 1 << 10);
dev_info(&pdev->dev, "PCIe EP: waiting for link up...\n");
platform_set_drvdata(pdev, imx6_pcie);
/* link is indicated by the bit4 of DB_R1 register */
do {
usleep_range(10, 20);
} while ((readl(pp->dbi_base + PCIE_PHY_DEBUG_R1) & 0x10) == 0);
imx6_pcie_setup_ep(pp);
/* Re-setup the iATU */
imx_pcie_regions_setup(&pdev->dev);
if (IS_ENABLED(CONFIG_EP_SELF_IO_TEST)) {
/* PCIe EP start the data transfer after link up */
pr_info("pcie ep: Starting data transfer...\n");
do_gettimeofday(&tv1);
memcpy((unsigned long *)pcie_arb_base_addr,
(unsigned long *)test_reg1,
test_region_size);
do_gettimeofday(&tv2);
memcpy((unsigned long *)test_reg2,
(unsigned long *)pcie_arb_base_addr,
test_region_size);
do_gettimeofday(&tv3);
if (memcmp(test_reg2, test_reg1, test_region_size) == 0) {
tv_count1 = (tv2.tv_sec - tv1.tv_sec)
* USEC_PER_SEC
+ tv2.tv_usec - tv1.tv_usec;
tv_count2 = (tv3.tv_sec - tv2.tv_sec)
* USEC_PER_SEC
+ tv3.tv_usec - tv2.tv_usec;
pr_info("pcie ep: Data transfer is successful."
" tv_count1 %dus,"
" tv_count2 %dus.\n",
tv_count1, tv_count2);
pr_info("pcie ep: Data write speed:%ldMB/s.\n",
((test_region_size/1024)
* MSEC_PER_SEC)
/(tv_count1));
pr_info("pcie ep: Data read speed:%ldMB/s.\n",
((test_region_size/1024)
* MSEC_PER_SEC)
/(tv_count2));
} else {
pr_info("pcie ep: Data transfer is failed.\n");
}
}
} else {
ret = imx6_add_pcie_port(pp, pdev);
if (ret < 0)
goto err;
platform_set_drvdata(pdev, imx6_pcie);
/* Re-setup the iATU */
imx_pcie_regions_setup(&pdev->dev);
}
register_syscore_ops(&pci_imx_syscore_ops);
return 0;
err:
return ret;
}
static struct platform_driver imx6_pcie_driver = {
.driver = {
.name = "imx6q-pcie",
.owner = THIS_MODULE,
.of_match_table = imx6_pcie_of_match,
},
};
/* Freescale PCIe driver does not allow module unload */
static int __init imx6_pcie_init(void)
{
return platform_driver_probe(&imx6_pcie_driver, imx6_pcie_probe);
}
fs_initcall(imx6_pcie_init);
MODULE_AUTHOR("Sean Cross <xobs@kosagi.com>");
MODULE_DESCRIPTION("Freescale i.MX6 PCIe host controller driver");
MODULE_LICENSE("GPL v2");
|