1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
|
/*
* Copyright 2008-2010 Freescale Semiconductor, Inc. All Rights Reserved.
*/
/*
* The code contained herein is licensed under the GNU General Public
* License. You may obtain a copy of the GNU General Public License
* Version 2 or later at the following locations:
*
* http://www.opensource.org/licenses/gpl-license.html
* http://www.gnu.org/copyleft/gpl.html
*/
/*!
* @file tve.c
* @brief Driver for i.MX TV encoder
*
* @ingroup Framebuffer
*/
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/init.h>
#include <linux/console.h>
#include <linux/clk.h>
#include <linux/ctype.h>
#include <linux/delay.h>
#include <linux/device.h>
#include <linux/spinlock.h>
#include <linux/interrupt.h>
#include <linux/sysfs.h>
#include <linux/irq.h>
#include <linux/sysfs.h>
#include <linux/platform_device.h>
#include <linux/mxcfb.h>
#include <linux/regulator/consumer.h>
#include <asm/uaccess.h>
#include <asm/atomic.h>
#include <mach/hardware.h>
#define TVE_ENABLE (1UL)
#define TVE_DAC_FULL_RATE (0UL<<1)
#define TVE_DAC_DIV2_RATE (1UL<<1)
#define TVE_DAC_DIV4_RATE (2UL<<1)
#define TVE_IPU_CLK_ENABLE (1UL<<3)
#define CD_LM_INT 0x00000001
#define CD_SM_INT 0x00000002
#define CD_MON_END_INT 0x00000004
#define CD_CH_0_LM_ST 0x00000001
#define CD_CH_0_SM_ST 0x00000010
#define CD_CH_1_LM_ST 0x00000002
#define CD_CH_1_SM_ST 0x00000020
#define CD_CH_2_LM_ST 0x00000004
#define CD_CH_2_SM_ST 0x00000040
#define CD_MAN_TRIG 0x00000100
#define TVE_STAND_MASK (0x0F<<8)
#define TVE_NTSC_STAND (0UL<<8)
#define TVE_PAL_STAND (3UL<<8)
#define TVE_HD720P60_STAND (4UL<<8)
#define TVOUT_FMT_OFF 0
#define TVOUT_FMT_NTSC 1
#define TVOUT_FMT_PAL 2
#define TVOUT_FMT_720P60 3
static int enabled; /* enable power on or not */
DEFINE_SPINLOCK(tve_lock);
static struct fb_info *tve_fbi;
static struct fb_modelist tve_modelist;
static bool g_enable_tve;
struct tve_data {
struct platform_device *pdev;
int revision;
int cur_mode;
int output_mode;
int detect;
void *base;
int irq;
int blank;
struct clk *clk;
struct regulator *dac_reg;
struct regulator *dig_reg;
struct delayed_work cd_work;
} tve;
struct tve_reg_mapping {
u32 tve_com_conf_reg;
u32 tve_cd_cont_reg;
u32 tve_int_cont_reg;
u32 tve_stat_reg;
u32 tve_mv_cont_reg;
};
struct tve_reg_fields_mapping {
u32 cd_en;
u32 cd_trig_mode;
u32 cd_lm_int;
u32 cd_sm_int;
u32 cd_mon_end_int;
u32 cd_man_trig;
u32 sync_ch_mask;
u32 tvout_mode_mask;
u32 sync_ch_offset;
u32 tvout_mode_offset;
u32 cd_ch_stat_offset;
};
static struct tve_reg_mapping tve_regs_v1 = {
0, 0x14, 0x28, 0x2C, 0x48
};
static struct tve_reg_fields_mapping tve_reg_fields_v1 = {
1, 2, 1, 2, 4, 0x00010000, 0x7000, 0x70, 12, 4, 8
};
static struct tve_reg_mapping tve_regs_v2 = {
0, 0x34, 0x64, 0x68, 0xDC
};
static struct tve_reg_fields_mapping tve_reg_fields_v2 = {
1, 2, 1, 2, 4, 0x01000000, 0x700000, 0x7000, 20, 12, 16
};
struct tve_reg_mapping *tve_regs;
struct tve_reg_fields_mapping *tve_reg_fields;
/* For MX37 need modify some fields in tve_probe */
static struct fb_videomode video_modes[] = {
{
/* NTSC TV output */
"TV-NTSC", 60, 720, 480, 74074,
122, 15,
18, 26,
1, 1,
FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT | FB_SYNC_EXT,
FB_VMODE_INTERLACED,
0,},
{
/* PAL TV output */
"TV-PAL", 50, 720, 576, 74074,
132, 11,
22, 26,
1, 1,
FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT | FB_SYNC_EXT,
FB_VMODE_INTERLACED | FB_VMODE_ODD_FLD_FIRST,
0,},
{
/* 720p60 TV output */
"720P60", 60, 1280, 720, 13468,
260, 109,
25, 4,
1, 1,
FB_SYNC_HOR_HIGH_ACT | FB_SYNC_VERT_HIGH_ACT |
FB_SYNC_EXT,
FB_VMODE_NONINTERLACED,
0,},
};
enum tvout_mode {
TV_OFF,
CVBS0,
CVBS2,
CVBS02,
SVIDEO,
SVIDEO_CVBS,
YPBPR,
RGB
};
static unsigned short tvout_mode_to_channel_map[8] = {
0, /* TV_OFF */
1, /* CVBS0 */
4, /* CVBS2 */
5, /* CVBS02 */
1, /* SVIDEO */
5, /* SVIDEO_CVBS */
1, /* YPBPR */
7 /* RGB */
};
static void tve_set_tvout_mode(int mode)
{
u32 conf_reg;
conf_reg = __raw_readl(tve.base + tve_regs->tve_com_conf_reg);
conf_reg &= ~(tve_reg_fields->sync_ch_mask |
tve_reg_fields->tvout_mode_mask);
/* clear sync_ch and tvout_mode fields */
conf_reg |=
mode << tve_reg_fields->
tvout_mode_offset | tvout_mode_to_channel_map[mode] <<
tve_reg_fields->sync_ch_offset;
__raw_writel(conf_reg, tve.base + tve_regs->tve_com_conf_reg);
}
static int _is_tvout_mode_hd_compatible(void)
{
u32 conf_reg, mode;
conf_reg = __raw_readl(tve.base + tve_regs->tve_com_conf_reg);
mode = (conf_reg >> tve_reg_fields->tvout_mode_offset) & 7;
if (mode == YPBPR || mode == RGB) {
return 1;
} else {
return 0;
}
}
/**
* tve_setup
* initial the CH7024 chipset by setting register
* @param:
* vos: output video format
* @return:
* 0 successful
* otherwise failed
*/
static int tve_setup(int mode)
{
u32 reg;
struct clk *tve_parent_clk;
unsigned long parent_clock_rate = 216000000, di1_clock_rate = 27000000;
unsigned long tve_clock_rate = 216000000;
struct clk *ipu_di1_clk;
unsigned long lock_flags;
spin_lock_irqsave(&tve_lock, lock_flags);
switch (mode) {
case TVOUT_FMT_PAL:
case TVOUT_FMT_NTSC:
parent_clock_rate = 216000000;
di1_clock_rate = 27000000;
break;
case TVOUT_FMT_720P60:
parent_clock_rate = 297000000;
if (cpu_is_mx53())
tve_clock_rate = 297000000;
di1_clock_rate = 74250000;
break;
}
if (enabled)
clk_disable(tve.clk);
tve_parent_clk = clk_get_parent(tve.clk);
ipu_di1_clk = clk_get(NULL, "ipu_di1_clk");
clk_disable(tve_parent_clk);
clk_set_rate(tve_parent_clk, parent_clock_rate);
if (cpu_is_mx53())
clk_set_rate(tve.clk, tve_clock_rate);
clk_enable(tve.clk);
clk_set_rate(ipu_di1_clk, di1_clock_rate);
if (tve.cur_mode == mode) {
if (!enabled)
clk_disable(tve.clk);
spin_unlock_irqrestore(&tve_lock, lock_flags);
return 0;
}
tve.cur_mode = mode;
/* select output video format */
if (mode == TVOUT_FMT_PAL) {
reg = __raw_readl(tve.base + tve_regs->tve_com_conf_reg);
reg = (reg & ~TVE_STAND_MASK) | TVE_PAL_STAND;
__raw_writel(reg, tve.base + tve_regs->tve_com_conf_reg);
pr_debug("TVE: change to PAL video\n");
} else if (mode == TVOUT_FMT_NTSC) {
reg = __raw_readl(tve.base + tve_regs->tve_com_conf_reg);
reg = (reg & ~TVE_STAND_MASK) | TVE_NTSC_STAND;
__raw_writel(reg, tve.base + tve_regs->tve_com_conf_reg);
pr_debug("TVE: change to NTSC video\n");
} else if (mode == TVOUT_FMT_720P60) {
if (!_is_tvout_mode_hd_compatible()) {
tve_set_tvout_mode(YPBPR);
pr_debug("The TV out mode is HD incompatible. Setting to YPBPR.");
}
reg = __raw_readl(tve.base + tve_regs->tve_com_conf_reg);
reg = (reg & ~TVE_STAND_MASK) | TVE_HD720P60_STAND;
__raw_writel(reg, tve.base + tve_regs->tve_com_conf_reg);
pr_debug("TVE: change to 720P60 video\n");
} else if (mode == TVOUT_FMT_OFF) {
__raw_writel(0x0, tve.base + tve_regs->tve_com_conf_reg);
pr_debug("TVE: change to OFF video\n");
} else {
pr_debug("TVE: no such video format.\n");
if (!enabled)
clk_disable(tve.clk);
spin_unlock_irqrestore(&tve_lock, lock_flags);
return -EINVAL;
}
if (!enabled)
clk_disable(tve.clk);
spin_unlock_irqrestore(&tve_lock, lock_flags);
return 0;
}
/**
* tve_enable
* Enable the tve Power to begin TV encoder
*/
static void tve_enable(void)
{
u32 reg;
unsigned long lock_flags;
spin_lock_irqsave(&tve_lock, lock_flags);
if (!enabled) {
enabled = 1;
clk_enable(tve.clk);
reg = __raw_readl(tve.base + tve_regs->tve_com_conf_reg);
__raw_writel(reg | TVE_IPU_CLK_ENABLE | TVE_ENABLE,
tve.base + tve_regs->tve_com_conf_reg);
pr_debug("TVE power on.\n");
}
/* enable interrupt */
__raw_writel(CD_SM_INT | CD_LM_INT | CD_MON_END_INT,
tve.base + tve_regs->tve_stat_reg);
__raw_writel(CD_SM_INT | CD_LM_INT | CD_MON_END_INT,
tve.base + tve_regs->tve_int_cont_reg);
spin_unlock_irqrestore(&tve_lock, lock_flags);
}
/**
* tve_disable
* Disable the tve Power to stop TV encoder
*/
static void tve_disable(void)
{
u32 reg;
unsigned long lock_flags;
spin_lock_irqsave(&tve_lock, lock_flags);
if (enabled) {
enabled = 0;
reg = __raw_readl(tve.base + tve_regs->tve_com_conf_reg);
__raw_writel(reg & ~TVE_ENABLE & ~TVE_IPU_CLK_ENABLE,
tve.base + tve_regs->tve_com_conf_reg);
clk_disable(tve.clk);
pr_debug("TVE power off.\n");
}
spin_unlock_irqrestore(&tve_lock, lock_flags);
}
static int tve_update_detect_status(void)
{
int old_detect = tve.detect;
u32 stat_lm, stat_sm, stat;
u32 int_ctl;
u32 cd_cont_reg;
u32 timeout = 40;
unsigned long lock_flags;
spin_lock_irqsave(&tve_lock, lock_flags);
if (!enabled) {
pr_warning("Warning: update tve status while it disabled!\n");
tve.detect = 0;
goto done;
}
int_ctl = __raw_readl(tve.base + tve_regs->tve_int_cont_reg);
cd_cont_reg = __raw_readl(tve.base + tve_regs->tve_cd_cont_reg);
if ((cd_cont_reg & 0x1) == 0) {
pr_warning("Warning: pls enable TVE CD first!\n");
goto done;
}
stat = __raw_readl(tve.base + tve_regs->tve_stat_reg);
while (((stat & CD_MON_END_INT) == 0) && (timeout > 0)) {
spin_unlock_irqrestore(&tve_lock, lock_flags);
msleep(2);
spin_lock_irqsave(&tve_lock, lock_flags);
timeout -= 2;
if (!enabled) {
pr_warning("Warning: update tve status while it disabled!\n");
tve.detect = 0;
goto done;
} else
stat = __raw_readl(tve.base + tve_regs->tve_stat_reg);
}
if (((stat & CD_MON_END_INT) == 0) && (timeout <= 0)) {
pr_warning("Warning: get detect resultwithout CD_MON_END_INT!\n");
goto done;
}
stat = stat >> tve_reg_fields->cd_ch_stat_offset;
stat_lm = stat & (CD_CH_0_LM_ST | CD_CH_1_LM_ST | CD_CH_2_LM_ST);
if ((stat_lm == (CD_CH_0_LM_ST | CD_CH_1_LM_ST | CD_CH_2_LM_ST)) &&
((stat & (CD_CH_0_SM_ST | CD_CH_1_SM_ST | CD_CH_2_SM_ST)) == 0)
) {
tve.detect = 3;
tve.output_mode = YPBPR;
} else if ((stat_lm == (CD_CH_0_LM_ST | CD_CH_1_LM_ST)) &&
((stat & (CD_CH_0_SM_ST | CD_CH_1_SM_ST)) == 0)) {
tve.detect = 4;
tve.output_mode = SVIDEO;
} else if (stat_lm == CD_CH_0_LM_ST) {
stat_sm = stat & CD_CH_0_SM_ST;
if (stat_sm != 0) {
/* headset */
tve.detect = 2;
tve.output_mode = TV_OFF;
} else {
tve.detect = 1;
tve.output_mode = CVBS0;
}
} else if (stat_lm == CD_CH_2_LM_ST) {
stat_sm = stat & CD_CH_2_SM_ST;
if (stat_sm != 0) {
/* headset */
tve.detect = 2;
tve.output_mode = TV_OFF;
} else {
tve.detect = 1;
tve.output_mode = CVBS2;
}
} else {
/* none */
tve.detect = 0;
tve.output_mode = TV_OFF;
}
tve_set_tvout_mode(tve.output_mode);
/* clear interrupt */
__raw_writel(CD_MON_END_INT | CD_LM_INT | CD_SM_INT,
tve.base + tve_regs->tve_stat_reg);
__raw_writel(int_ctl | CD_SM_INT | CD_LM_INT,
tve.base + tve_regs->tve_int_cont_reg);
if (old_detect != tve.detect)
sysfs_notify(&tve.pdev->dev.kobj, NULL, "headphone");
dev_dbg(&tve.pdev->dev, "detect = %d mode = %d\n",
tve.detect, tve.output_mode);
done:
spin_unlock_irqrestore(&tve_lock, lock_flags);
return tve.detect;
}
static void cd_work_func(struct work_struct *work)
{
tve_update_detect_status();
}
#if 0
static int tve_man_detect(void)
{
u32 cd_cont;
u32 int_cont;
if (!enabled)
return -1;
int_cont = __raw_readl(tve.base + tve_regs->tve_int_cont_reg);
__raw_writel(int_cont &
~(tve_reg_fields->cd_sm_int | tve_reg_fields->cd_lm_int),
tve.base + tve_regs->tve_int_cont_reg);
cd_cont = __raw_readl(tve.base + tve_regs->tve_cd_cont_reg);
__raw_writel(cd_cont | tve_reg_fields->cd_trig_mode,
tve.base + tve_regs->tve_cd_cont_reg);
__raw_writel(tve_reg_fields->cd_sm_int | tve_reg_fields->
cd_lm_int | tve_reg_fields->
cd_mon_end_int | tve_reg_fields->cd_man_trig,
tve.base + tve_regs->tve_stat_reg);
while ((__raw_readl(tve.base + tve_regs->tve_stat_reg)
& tve_reg_fields->cd_mon_end_int) == 0)
msleep(5);
tve_update_detect_status();
__raw_writel(cd_cont, tve.base + tve_regs->tve_cd_cont_reg);
__raw_writel(int_cont, tve.base + tve_regs->tve_int_cont_reg);
return tve.detect;
}
#endif
static irqreturn_t tve_detect_handler(int irq, void *data)
{
u32 int_ctl = __raw_readl(tve.base + tve_regs->tve_int_cont_reg);
/* disable INT first */
int_ctl &= ~(CD_SM_INT | CD_LM_INT | CD_MON_END_INT);
__raw_writel(int_ctl, tve.base + tve_regs->tve_int_cont_reg);
__raw_writel(CD_MON_END_INT | CD_LM_INT | CD_SM_INT,
tve.base + tve_regs->tve_stat_reg);
schedule_delayed_work(&tve.cd_work, msecs_to_jiffies(1000));
return IRQ_HANDLED;
}
/* Re-construct clk for tve display */
static inline void tve_recfg_fb(struct fb_info *fbi)
{
fbi->flags &= ~FBINFO_MISC_USEREVENT;
fbi->var.activate |= FB_ACTIVATE_FORCE;
fb_set_var(fbi, &fbi->var);
}
int tve_fb_event(struct notifier_block *nb, unsigned long val, void *v)
{
struct fb_event *event = v;
struct fb_info *fbi = event->info;
switch (val) {
case FB_EVENT_FB_REGISTERED:
pr_debug("fb registered event\n");
if ((tve_fbi != NULL) || strcmp(fbi->fix.id, "DISP3 BG - DI1"))
break;
tve_fbi = fbi;
fb_add_videomode(&video_modes[0], &tve_modelist.list);
fb_add_videomode(&video_modes[1], &tve_modelist.list);
fb_add_videomode(&video_modes[2], &tve_modelist.list);
break;
case FB_EVENT_MODE_CHANGE:
{
struct fb_videomode cur_mode;
struct fb_videomode *mode;
struct list_head *pos;
struct fb_modelist *modelist;
if (tve_fbi != fbi)
break;
fb_var_to_videomode(&cur_mode, &fbi->var);
list_for_each(pos, &tve_modelist.list) {
modelist = list_entry(pos, struct fb_modelist, list);
mode = &modelist->mode;
if (fb_mode_is_equal(&cur_mode, mode)) {
fbi->mode = mode;
break;
}
}
if (!fbi->mode) {
tve_disable();
tve.cur_mode = TVOUT_FMT_OFF;
return 0;
}
pr_debug("fb mode change event: xres=%d, yres=%d\n",
fbi->mode->xres, fbi->mode->yres);
tve_disable();
if (fb_mode_is_equal(fbi->mode, &video_modes[0])) {
tve_setup(TVOUT_FMT_NTSC);
tve_enable();
} else if (fb_mode_is_equal(fbi->mode, &video_modes[1])) {
tve_setup(TVOUT_FMT_PAL);
tve_enable();
} else if (fb_mode_is_equal(fbi->mode, &video_modes[2])) {
tve_setup(TVOUT_FMT_720P60);
tve_enable();
} else {
tve_setup(TVOUT_FMT_OFF);
}
break;
}
case FB_EVENT_BLANK:
if ((tve_fbi != fbi) || (fbi->mode == NULL))
return 0;
if (*((int *)event->data) == FB_BLANK_UNBLANK) {
if (tve.blank != FB_BLANK_UNBLANK) {
if (fb_mode_is_equal(fbi->mode, &video_modes[0])) {
tve_disable();
tve_setup(TVOUT_FMT_NTSC);
tve_enable();
tve_recfg_fb(fbi);
} else if (fb_mode_is_equal(fbi->mode,
&video_modes[1])) {
tve_disable();
tve_setup(TVOUT_FMT_PAL);
tve_enable();
tve_recfg_fb(fbi);
} else if (fb_mode_is_equal(fbi->mode,
&video_modes[2])) {
tve_disable();
tve_setup(TVOUT_FMT_720P60);
tve_enable();
tve_recfg_fb(fbi);
} else {
tve_setup(TVOUT_FMT_OFF);
}
tve.blank = FB_BLANK_UNBLANK;
}
} else {
tve_disable();
tve.blank = FB_BLANK_POWERDOWN;
}
break;
}
return 0;
}
static struct notifier_block nb = {
.notifier_call = tve_fb_event,
};
static ssize_t show_headphone(struct device *dev,
struct device_attribute *attr, char *buf)
{
int detect;
if (!enabled) {
strcpy(buf, "tve power off\n");
return strlen(buf);
}
detect = tve_update_detect_status();
if (detect == 0)
strcpy(buf, "none\n");
else if (detect == 1)
strcpy(buf, "cvbs\n");
else if (detect == 2)
strcpy(buf, "headset\n");
else if (detect == 3)
strcpy(buf, "component\n");
else
strcpy(buf, "svideo\n");
return strlen(buf);
}
static DEVICE_ATTR(headphone, S_IRUGO | S_IWUSR, show_headphone, NULL);
static int _tve_get_revision(void)
{
u32 conf_reg;
u32 rev = 0;
/* find out TVE rev based on the base addr default value
* can be used at the init/probe ONLY */
conf_reg = __raw_readl(tve.base);
switch (conf_reg) {
case 0x00842000:
rev = 1;
break;
case 0x00100000:
rev = 2;
break;
}
return rev;
}
static int tve_probe(struct platform_device *pdev)
{
int ret, i, primary = 0;
struct resource *res;
struct tve_platform_data *plat_data = pdev->dev.platform_data;
u32 conf_reg;
if (g_enable_tve == false)
return -ENODEV;
INIT_LIST_HEAD(&tve_modelist.list);
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
if (res == NULL)
return -ENOMEM;
tve.pdev = pdev;
tve.base = ioremap(res->start, res->end - res->start);
tve.irq = platform_get_irq(pdev, 0);
if (tve.irq < 0) {
ret = tve.irq;
goto err0;
}
ret = request_irq(tve.irq, tve_detect_handler, 0, pdev->name, pdev);
if (ret < 0)
goto err0;
ret = device_create_file(&pdev->dev, &dev_attr_headphone);
if (ret < 0)
goto err1;
for (i = 0; i < num_registered_fb; i++) {
if (strcmp(registered_fb[i]->fix.id, "DISP3 BG - DI1") == 0) {
tve_fbi = registered_fb[i];
if (i == 0) {
primary = 1;
acquire_console_sem();
fb_blank(tve_fbi, FB_BLANK_POWERDOWN);
release_console_sem();
}
break;
}
}
/* adjust video mode for mx37 */
if (cpu_is_mx37()) {
video_modes[0].left_margin = 121;
video_modes[0].right_margin = 16;
video_modes[0].upper_margin = 17;
video_modes[0].lower_margin = 5;
video_modes[1].left_margin = 131;
video_modes[1].right_margin = 12;
video_modes[1].upper_margin = 21;
video_modes[1].lower_margin = 3;
}
if (tve_fbi != NULL) {
fb_add_videomode(&video_modes[0], &tve_modelist.list);
fb_add_videomode(&video_modes[1], &tve_modelist.list);
fb_add_videomode(&video_modes[2], &tve_modelist.list);
}
tve.dac_reg = regulator_get(&pdev->dev, plat_data->dac_reg);
if (!IS_ERR(tve.dac_reg)) {
regulator_set_voltage(tve.dac_reg, 2500000, 2500000);
regulator_enable(tve.dac_reg);
}
tve.dig_reg = regulator_get(&pdev->dev, plat_data->dig_reg);
if (!IS_ERR(tve.dig_reg)) {
regulator_set_voltage(tve.dig_reg, 1250000, 1250000);
regulator_enable(tve.dig_reg);
}
tve.clk = clk_get(&pdev->dev, "tve_clk");
clk_set_rate(tve.clk, 216000000);
clk_enable(tve.clk);
tve.revision = _tve_get_revision();
if (tve.revision == 1) {
tve_regs = &tve_regs_v1;
tve_reg_fields = &tve_reg_fields_v1;
} else {
tve_regs = &tve_regs_v2;
tve_reg_fields = &tve_reg_fields_v2;
}
/* Setup cable detect, for YPrPb mode, default use channel#0 for Y */
INIT_DELAYED_WORK(&tve.cd_work, cd_work_func);
if (tve.revision == 1)
__raw_writel(0x01067701, tve.base + tve_regs->tve_cd_cont_reg);
else
__raw_writel(0x00770601, tve.base + tve_regs->tve_cd_cont_reg);
conf_reg = 0;
__raw_writel(conf_reg, tve.base + tve_regs->tve_com_conf_reg);
__raw_writel(0x00000000, tve.base + tve_regs->tve_mv_cont_reg - 4 * 5);
__raw_writel(0x00000000, tve.base + tve_regs->tve_mv_cont_reg - 4 * 4);
__raw_writel(0x00000000, tve.base + tve_regs->tve_mv_cont_reg - 4 * 3);
__raw_writel(0x00000000, tve.base + tve_regs->tve_mv_cont_reg - 4 * 2);
__raw_writel(0x00000000, tve.base + tve_regs->tve_mv_cont_reg - 4);
__raw_writel(0x00000000, tve.base + tve_regs->tve_mv_cont_reg);
clk_disable(tve.clk);
ret = fb_register_client(&nb);
if (ret < 0)
goto err2;
tve.blank = -1;
/* is primary display? */
if (primary) {
struct fb_var_screeninfo var;
const struct fb_videomode *mode;
memset(&var, 0, sizeof(var));
mode = fb_match_mode(&tve_fbi->var, &tve_modelist.list);
if (mode) {
pr_debug("TVE: fb mode found\n");
fb_videomode_to_var(&var, mode);
} else {
pr_warning("TVE: can not find video mode\n");
goto done;
}
acquire_console_sem();
tve_fbi->flags |= FBINFO_MISC_USEREVENT;
fb_set_var(tve_fbi, &var);
tve_fbi->flags &= ~FBINFO_MISC_USEREVENT;
release_console_sem();
acquire_console_sem();
fb_blank(tve_fbi, FB_BLANK_UNBLANK);
release_console_sem();
fb_show_logo(tve_fbi, 0);
}
done:
return 0;
err2:
device_remove_file(&pdev->dev, &dev_attr_headphone);
err1:
free_irq(tve.irq, pdev);
err0:
iounmap(tve.base);
return ret;
}
static int tve_remove(struct platform_device *pdev)
{
if (enabled) {
clk_disable(tve.clk);
enabled = 0;
}
free_irq(tve.irq, pdev);
device_remove_file(&pdev->dev, &dev_attr_headphone);
fb_unregister_client(&nb);
return 0;
}
/*!
* PM suspend/resume routing
*/
static int tve_suspend(struct platform_device *pdev, pm_message_t state)
{
if (enabled) {
__raw_writel(0, tve.base + tve_regs->tve_int_cont_reg);
__raw_writel(0, tve.base + tve_regs->tve_cd_cont_reg);
__raw_writel(0, tve.base + tve_regs->tve_com_conf_reg);
clk_disable(tve.clk);
}
return 0;
}
static int tve_resume(struct platform_device *pdev)
{
if (enabled) {
clk_enable(tve.clk);
/* Setup cable detect */
if (tve.revision == 1)
__raw_writel(0x01067701,
tve.base + tve_regs->tve_cd_cont_reg);
else
__raw_writel(0x00770601,
tve.base + tve_regs->tve_cd_cont_reg);
if (tve.cur_mode == TVOUT_FMT_NTSC) {
tve_disable();
tve.cur_mode = TVOUT_FMT_OFF;
tve_setup(TVOUT_FMT_NTSC);
} else if (tve.cur_mode == TVOUT_FMT_PAL) {
tve_disable();
tve.cur_mode = TVOUT_FMT_OFF;
tve_setup(TVOUT_FMT_PAL);
} else if (tve.cur_mode == TVOUT_FMT_720P60) {
tve_disable();
tve.cur_mode = TVOUT_FMT_OFF;
tve_setup(TVOUT_FMT_720P60);
}
tve_enable();
}
return 0;
}
static struct platform_driver tve_driver = {
.driver = {
.name = "tve",
},
.probe = tve_probe,
.remove = tve_remove,
.suspend = tve_suspend,
.resume = tve_resume,
};
static int __init enable_tve_setup(char *options)
{
g_enable_tve = true;
return 1;
}
__setup("tve", enable_tve_setup);
static int __init tve_init(void)
{
return platform_driver_register(&tve_driver);
}
static void __exit tve_exit(void)
{
platform_driver_unregister(&tve_driver);
}
module_init(tve_init);
module_exit(tve_exit);
MODULE_AUTHOR("Freescale Semiconductor, Inc.");
MODULE_DESCRIPTION("i.MX TV encoder driver");
MODULE_LICENSE("GPL");
|