1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
|
/*
* drivers/video/tegra/dc/dc_config.c
*
* Copyright (c) 2012, NVIDIA CORPORATION, All rights reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
*/
#include "dc_config.h"
static struct tegra_dc_feature_entry t20_feature_entries_a[] = {
{ 0, TEGRA_DC_FEATURE_FORMATS, {TEGRA_WIN_FMT_WIN_A,} },
{ 0, TEGRA_DC_FEATURE_BLEND_TYPE, {1,} },
{ 0, TEGRA_DC_FEATURE_MAXIMUM_SIZE, {4095, 16, 4095, 16,} },
{ 0, TEGRA_DC_FEATURE_MAXIMUM_SCALE, {2, 2, 2, 2,} },
{ 0, TEGRA_DC_FEATURE_FILTER_TYPE, {0, 0,} },
{ 0, TEGRA_DC_FEATURE_LAYOUT_TYPE, {1, 1,} },
{ 0, TEGRA_DC_FEATURE_INVERT_TYPE, {1, 1, 0,} },
{ 1, TEGRA_DC_FEATURE_FORMATS, {TEGRA_WIN_FMT_WIN_B,} },
{ 1, TEGRA_DC_FEATURE_PREFERRED_FORMATS, {TEGRA_WIN_PREF_FMT_WIN_B,} },
{ 1, TEGRA_DC_FEATURE_BLEND_TYPE, {1,} },
{ 1, TEGRA_DC_FEATURE_MAXIMUM_SIZE, {4095, 16, 4095, 16,} },
{ 1, TEGRA_DC_FEATURE_MAXIMUM_SCALE, {2, 2, 2, 2,} },
{ 1, TEGRA_DC_FEATURE_FILTER_TYPE, {1, 1,} },
{ 1, TEGRA_DC_FEATURE_LAYOUT_TYPE, {1, 1,} },
{ 1, TEGRA_DC_FEATURE_INVERT_TYPE, {1, 1, 0,} },
{ 2, TEGRA_DC_FEATURE_FORMATS, {TEGRA_WIN_FMT_WIN_C,} },
{ 2, TEGRA_DC_FEATURE_BLEND_TYPE, {1,} },
{ 2, TEGRA_DC_FEATURE_MAXIMUM_SIZE, {4095, 16, 4095, 16,} },
{ 2, TEGRA_DC_FEATURE_MAXIMUM_SCALE, {2, 2, 2, 2,} },
{ 2, TEGRA_DC_FEATURE_FILTER_TYPE, {0, 1,} },
{ 2, TEGRA_DC_FEATURE_LAYOUT_TYPE, {1, 1,} },
{ 2, TEGRA_DC_FEATURE_INVERT_TYPE, {1, 1, 0,} },
};
static struct tegra_dc_feature_entry t20_feature_entries_b[] = {
{ 0, TEGRA_DC_FEATURE_FORMATS, {TEGRA_WIN_FMT_WIN_A,} },
{ 0, TEGRA_DC_FEATURE_BLEND_TYPE, {1,} },
{ 0, TEGRA_DC_FEATURE_MAXIMUM_SIZE, {4095, 16, 4095, 16,} },
{ 0, TEGRA_DC_FEATURE_MAXIMUM_SCALE, {2, 2, 2, 2,} },
{ 0, TEGRA_DC_FEATURE_FILTER_TYPE, {0, 0,} },
{ 0, TEGRA_DC_FEATURE_LAYOUT_TYPE, {1, 1,} },
{ 0, TEGRA_DC_FEATURE_INVERT_TYPE, {1, 1, 0,} },
{ 1, TEGRA_DC_FEATURE_FORMATS, {TEGRA_WIN_FMT_WIN_B,} },
{ 1, TEGRA_DC_FEATURE_PREFERRED_FORMATS, {TEGRA_WIN_PREF_FMT_WIN_B,} },
{ 1, TEGRA_DC_FEATURE_BLEND_TYPE, {1,} },
{ 1, TEGRA_DC_FEATURE_MAXIMUM_SIZE, {4095, 16, 4095, 16,} },
{ 1, TEGRA_DC_FEATURE_MAXIMUM_SCALE, {2, 2, 2, 2,} },
{ 1, TEGRA_DC_FEATURE_FILTER_TYPE, {1, 1,} },
{ 1, TEGRA_DC_FEATURE_LAYOUT_TYPE, {1, 1,} },
{ 1, TEGRA_DC_FEATURE_INVERT_TYPE, {1, 1, 0,} },
{ 2, TEGRA_DC_FEATURE_FORMATS, {TEGRA_WIN_FMT_WIN_C,} },
{ 2, TEGRA_DC_FEATURE_BLEND_TYPE, {1,} },
{ 2, TEGRA_DC_FEATURE_MAXIMUM_SIZE, {4095, 16, 4095, 16,} },
{ 2, TEGRA_DC_FEATURE_MAXIMUM_SCALE, {2, 2, 2, 2,} },
{ 2, TEGRA_DC_FEATURE_FILTER_TYPE, {0, 1,} },
{ 2, TEGRA_DC_FEATURE_LAYOUT_TYPE, {1, 1,} },
{ 2, TEGRA_DC_FEATURE_INVERT_TYPE, {1, 1, 0,} },
};
struct tegra_dc_feature t20_feature_table_a = {
ARRAY_SIZE(t20_feature_entries_a), t20_feature_entries_a,
};
struct tegra_dc_feature t20_feature_table_b = {
ARRAY_SIZE(t20_feature_entries_b), t20_feature_entries_b,
};
static struct tegra_dc_feature_entry t30_feature_entries_a[] = {
{ 0, TEGRA_DC_FEATURE_FORMATS, {TEGRA_WIN_FMT_WIN_A,} },
{ 0, TEGRA_DC_FEATURE_BLEND_TYPE, {1,} },
{ 0, TEGRA_DC_FEATURE_MAXIMUM_SIZE, {4095, 16, 4095, 16,} },
{ 0, TEGRA_DC_FEATURE_MAXIMUM_SCALE, {2, 2, 2, 2,} },
{ 0, TEGRA_DC_FEATURE_FILTER_TYPE, {0, 0,} },
{ 0, TEGRA_DC_FEATURE_LAYOUT_TYPE, {1, 1} },
{ 0, TEGRA_DC_FEATURE_INVERT_TYPE, {1, 1, 0,} },
{ 1, TEGRA_DC_FEATURE_FORMATS, {TEGRA_WIN_FMT_WIN_B,} },
{ 1, TEGRA_DC_FEATURE_PREFERRED_FORMATS, {TEGRA_WIN_PREF_FMT_WIN_B,} },
{ 1, TEGRA_DC_FEATURE_BLEND_TYPE, {1,} },
{ 1, TEGRA_DC_FEATURE_MAXIMUM_SIZE, {4095, 16, 4095, 16,} },
{ 1, TEGRA_DC_FEATURE_MAXIMUM_SCALE, {2, 2, 2, 2,} },
{ 1, TEGRA_DC_FEATURE_FILTER_TYPE, {1, 1,} },
{ 1, TEGRA_DC_FEATURE_LAYOUT_TYPE, {1, 1} },
{ 1, TEGRA_DC_FEATURE_INVERT_TYPE, {1, 1, 0,} },
{ 2, TEGRA_DC_FEATURE_FORMATS, {TEGRA_WIN_FMT_WIN_C,} },
{ 2, TEGRA_DC_FEATURE_BLEND_TYPE, {1,} },
{ 2, TEGRA_DC_FEATURE_MAXIMUM_SIZE, {4095, 16, 4095, 16,} },
{ 2, TEGRA_DC_FEATURE_MAXIMUM_SCALE, {2, 2, 2, 2,} },
{ 2, TEGRA_DC_FEATURE_FILTER_TYPE, {0, 1,} },
{ 2, TEGRA_DC_FEATURE_LAYOUT_TYPE, {1, 1} },
{ 2, TEGRA_DC_FEATURE_INVERT_TYPE, {1, 1, 0,} },
};
static struct tegra_dc_feature_entry t30_feature_entries_b[] = {
{ 0, TEGRA_DC_FEATURE_FORMATS, {TEGRA_WIN_FMT_WIN_A,} },
{ 0, TEGRA_DC_FEATURE_BLEND_TYPE, {1,} },
{ 0, TEGRA_DC_FEATURE_MAXIMUM_SIZE, {4095, 16, 4095, 16,} },
{ 0, TEGRA_DC_FEATURE_MAXIMUM_SCALE, {2, 2, 2, 2,} },
{ 0, TEGRA_DC_FEATURE_FILTER_TYPE, {0, 0,} },
{ 0, TEGRA_DC_FEATURE_LAYOUT_TYPE, {1, 1,} },
{ 0, TEGRA_DC_FEATURE_INVERT_TYPE, {1, 1, 0,} },
{ 1, TEGRA_DC_FEATURE_FORMATS, {TEGRA_WIN_FMT_WIN_B,} },
{ 1, TEGRA_DC_FEATURE_PREFERRED_FORMATS, {TEGRA_WIN_PREF_FMT_WIN_B,} },
{ 1, TEGRA_DC_FEATURE_BLEND_TYPE, {1,} },
{ 1, TEGRA_DC_FEATURE_MAXIMUM_SIZE, {4095, 16, 4095, 16,} },
{ 1, TEGRA_DC_FEATURE_MAXIMUM_SCALE, {2, 2, 2, 2,} },
{ 1, TEGRA_DC_FEATURE_FILTER_TYPE, {1, 1,} },
{ 1, TEGRA_DC_FEATURE_LAYOUT_TYPE, {1, 1,} },
{ 1, TEGRA_DC_FEATURE_INVERT_TYPE, {1, 1, 0,} },
{ 2, TEGRA_DC_FEATURE_FORMATS, {TEGRA_WIN_FMT_WIN_C,} },
{ 2, TEGRA_DC_FEATURE_BLEND_TYPE, {1,} },
{ 2, TEGRA_DC_FEATURE_MAXIMUM_SIZE, {4095, 16, 4095, 16,} },
{ 2, TEGRA_DC_FEATURE_MAXIMUM_SCALE, {2, 2, 2, 2,} },
{ 2, TEGRA_DC_FEATURE_FILTER_TYPE, {0, 1,} },
{ 2, TEGRA_DC_FEATURE_LAYOUT_TYPE, {1, 1,} },
{ 2, TEGRA_DC_FEATURE_INVERT_TYPE, {1, 1, 0,} },
};
struct tegra_dc_feature t30_feature_table_a = {
ARRAY_SIZE(t30_feature_entries_a), t30_feature_entries_a,
};
struct tegra_dc_feature t30_feature_table_b = {
ARRAY_SIZE(t30_feature_entries_b), t30_feature_entries_b,
};
int tegra_dc_get_feature(struct tegra_dc_feature *feature, int win_idx,
enum tegra_dc_feature_option option)
{
int i;
struct tegra_dc_feature_entry *entry;
if (!feature)
return -EINVAL;
for (i = 0; i < feature->num_entries; i++) {
entry = &feature->entries[i];
if (entry->window_index == win_idx && entry->option == option)
return i;
}
return -EINVAL;
}
long *tegra_dc_parse_feature(struct tegra_dc *dc, int win_idx, int operation)
{
int idx;
struct tegra_dc_feature_entry *entry;
enum tegra_dc_feature_option option;
struct tegra_dc_feature *feature = dc->feature;
switch (operation) {
case GET_WIN_FORMATS:
option = TEGRA_DC_FEATURE_FORMATS;
break;
case GET_WIN_SIZE:
option = TEGRA_DC_FEATURE_MAXIMUM_SIZE;
break;
case HAS_SCALE:
option = TEGRA_DC_FEATURE_MAXIMUM_SCALE;
break;
case HAS_TILED:
option = TEGRA_DC_FEATURE_LAYOUT_TYPE;
break;
case HAS_V_FILTER:
option = TEGRA_DC_FEATURE_FILTER_TYPE;
break;
case HAS_H_FILTER:
option = TEGRA_DC_FEATURE_FILTER_TYPE;
break;
case HAS_GEN2_BLEND:
option = TEGRA_DC_FEATURE_BLEND_TYPE;
break;
default:
return NULL;
}
idx = tegra_dc_get_feature(feature, win_idx, option);
if (IS_ERR_VALUE(idx))
return NULL;
entry = &feature->entries[idx];
return entry->arg;
}
int tegra_dc_feature_has_scaling(struct tegra_dc *dc, int win_idx)
{
int i;
long *addr = tegra_dc_parse_feature(dc, win_idx, HAS_SCALE);
for (i = 0; i < ENTRY_SIZE; i++)
if (addr[i] != 1)
return 1;
return 0;
}
int tegra_dc_feature_has_tiling(struct tegra_dc *dc, int win_idx)
{
long *addr = tegra_dc_parse_feature(dc, win_idx, HAS_TILED);
return addr[TILED_LAYOUT];
}
int tegra_dc_feature_has_filter(struct tegra_dc *dc, int win_idx, int operation)
{
long *addr = tegra_dc_parse_feature(dc, win_idx, operation);
if (operation == HAS_V_FILTER)
return addr[V_FILTER];
else
return addr[H_FILTER];
}
void tegra_dc_feature_register(struct tegra_dc *dc)
{
#if defined(CONFIG_ARCH_TEGRA_2x_SOC)
if (!dc->ndev->id)
dc->feature = &t20_feature_table_a;
else
dc->feature = &t20_feature_table_b;
#elif defined(CONFIG_ARCH_TEGRA_3x_SOC)
if (!dc->ndev->id)
dc->feature = &t30_feature_table_a;
else
dc->feature = &t30_feature_table_b;
#endif
}
|
