1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
|
/*
* Tegra Graphics Host Hardware Context Interface
*
* Copyright (c) 2010-2013, NVIDIA Corporation. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms and conditions of the GNU General Public License,
* version 2, as published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*/
#ifndef __NVHOST_HWCTX_H
#define __NVHOST_HWCTX_H
#include <linux/string.h>
#include <linux/kref.h>
#include <linux/nvhost.h>
struct nvhost_channel;
struct nvhost_cdma;
struct mem_mgr;
struct nvhost_dbg_session;
struct nvhost_hwctx {
struct kref ref;
struct nvhost_hwctx_handler *h;
struct nvhost_channel *channel;
bool valid;
bool has_timedout;
struct mem_mgr *memmgr;
u32 save_incrs;
u32 save_thresh;
u32 save_slots;
u32 restore_incrs;
void *priv; /* chip support state */
struct list_head as_share_bound_list_node;
struct nvhost_as_share *as_share;
struct nvhost_dbg_session *dbg_session;
};
struct nvhost_hwctx_handler {
struct nvhost_hwctx * (*alloc) (struct nvhost_hwctx_handler *h,
struct nvhost_channel *ch);
void (*get) (struct nvhost_hwctx *ctx);
void (*put) (struct nvhost_hwctx *ctx);
void (*save_push) (struct nvhost_hwctx *ctx,
struct nvhost_cdma *cdma);
void (*restore_push) (struct nvhost_hwctx *ctx,
struct nvhost_cdma *cdma);
void (*save_service) (struct nvhost_hwctx *ctx);
u32 syncpt;
u32 waitbase;
u32 save_thresh;
void *priv;
};
struct hwctx_reginfo {
unsigned int offset:12;
unsigned int count:16;
unsigned int type:2;
unsigned int rst_off; //restore reg offset.
};
enum {
HWCTX_REGINFO_DIRECT = 0,
HWCTX_REGINFO_INDIRECT,
HWCTX_REGINFO_INDIRECT_4X
};
#define HWCTX_REGINFO(offset, count, type) {offset, count, HWCTX_REGINFO_##type, offset}
#define HWCTX_REGINFO_RST(offset, count, type, rst) {offset, count, HWCTX_REGINFO_##type, rst}
#endif
|