1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
|
/* include/linux/mfd/ricoh583.h
*
* Core driver interface to access RICOH583 power management chip.
*
* Copyright (C) 2011 NVIDIA Corporation
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
*
*/
#ifndef __LINUX_MFD_RICOH583_H
#define __LINUX_MFD_RICOH583_H
/* RICOH583 IRQ definitions */
enum {
RICOH583_IRQ_ONKEY,
RICOH583_IRQ_ACOK,
RICOH583_IRQ_LIDOPEN,
RICOH583_IRQ_PREOT,
RICOH583_IRQ_CLKSTP,
RICOH583_IRQ_ONKEY_OFF,
RICOH583_IRQ_WD,
RICOH583_IRQ_EN_PWRREQ1,
RICOH583_IRQ_EN_PWRREQ2,
RICOH583_IRQ_PRE_VINDET,
RICOH583_IRQ_DC0LIM,
RICOH583_IRQ_DC1LIM,
RICOH583_IRQ_DC2LIM,
RICOH583_IRQ_DC3LIM,
RICOH583_IRQ_CTC,
RICOH583_IRQ_YALE,
RICOH583_IRQ_DALE,
RICOH583_IRQ_WALE,
RICOH583_IRQ_AIN1L,
RICOH583_IRQ_AIN2L,
RICOH583_IRQ_AIN3L,
RICOH583_IRQ_VBATL,
RICOH583_IRQ_VIN3L,
RICOH583_IRQ_VIN8L,
RICOH583_IRQ_AIN1H,
RICOH583_IRQ_AIN2H,
RICOH583_IRQ_AIN3H,
RICOH583_IRQ_VBATH,
RICOH583_IRQ_VIN3H,
RICOH583_IRQ_VIN8H,
RICOH583_IRQ_ADCEND,
RICOH583_IRQ_GPIO0,
RICOH583_IRQ_GPIO1,
RICOH583_IRQ_GPIO2,
RICOH583_IRQ_GPIO3,
RICOH583_IRQ_GPIO4,
RICOH583_IRQ_GPIO5,
RICOH583_IRQ_GPIO6,
RICOH583_IRQ_GPIO7,
RICOH583_NR_IRQS,
};
/* Ricoh583 gpio definitions */
enum {
RICOH583_GPIO0,
RICOH583_GPIO1,
RICOH583_GPIO2,
RICOH583_GPIO3,
RICOH583_GPIO4,
RICOH583_GPIO5,
RICOH583_GPIO6,
RICOH583_GPIO7,
RICOH583_NR_GPIO,
};
struct ricoh583_subdev_info {
int id;
const char *name;
void *platform_data;
};
struct ricoh583_rtc_platform_data {
int irq;
};
struct ricoh583_gpio_init_data {
unsigned pulldn_en:1; /* Enable pull down */
unsigned output_mode_en:1; /* Enable output mode during init */
unsigned output_val:1; /* Output value if it is in output mode */
unsigned init_apply:1; /* Apply init data on configuring gpios*/
};
struct ricoh583_platform_data {
int num_subdevs;
struct ricoh583_subdev_info *subdevs;
int gpio_base;
int irq_base;
struct ricoh583_gpio_init_data *gpio_init_data;
int num_gpioinit_data;
};
extern int ricoh583_read(struct device *dev, uint8_t reg, uint8_t *val);
extern int ricoh583_bulk_read(struct device *dev, u8 reg, u8 count,
uint8_t *val);
extern int ricoh583_write(struct device *dev, u8 reg, uint8_t val);
extern int ricoh583_bulk_write(struct device *dev, u8 reg, u8 count,
uint8_t *val);
extern int ricoh583_set_bits(struct device *dev, u8 reg, uint8_t bit_mask);
extern int ricoh583_clr_bits(struct device *dev, u8 reg, uint8_t bit_mask);
extern int ricoh583_update(struct device *dev, u8 reg, uint8_t val,
uint8_t mask);
extern int ricoh583_power_off(void);
#endif
|
