blob: 1c8e6cef4fa461e69d144e2a2598d532f801d949 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
|
/*
* tegra_soc.h -- SoC audio for tegra
*
* (c) 2010 Nvidia Graphics Pvt. Ltd.
* http://www.nvidia.com
*
* Copyright 2007 Wolfson Microelectronics PLC.
* Author: Graeme Gregory
* graeme.gregory@wolfsonmicro.com or linux@wolfsonmicro.com
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of the GNU General Public License as published by the
* Free Software Foundation; either version 2 of the License, or (at your
* option) any later version.
*
*/
#ifndef __TEGRA_AUDIO__
#define __TEGRA_AUDIO__
#include <linux/init.h>
#include <linux/module.h>
#include <linux/device.h>
#include <linux/delay.h>
#include <linux/clk.h>
#include <linux/jiffies.h>
#include <linux/io.h>
#include <linux/platform_device.h>
#include <linux/slab.h>
#include <linux/dma-mapping.h>
#include <linux/kthread.h>
#include <linux/moduleparam.h>
#include <linux/timer.h>
#include <linux/interrupt.h>
#include <linux/i2c.h>
#include <mach/iomap.h>
#include <mach/tegra2_i2s.h>
#include <mach/irqs.h>
#include <mach/pinmux.h>
#include <mach/audio.h>
#include <mach/dma.h>
#include <sound/core.h>
#include <sound/pcm.h>
#include <sound/pcm_params.h>
#include <sound/initval.h>
#include <sound/soc.h>
#include <sound/core.h>
#include <sound/pcm.h>
#include <sound/soc-dapm.h>
#include <sound/soc-dai.h>
#include <sound/tlv.h>
#include <asm/io.h>
#include <asm/mach-types.h>
#include <asm/hardware/scoop.h>
#define STATE_INIT 0
#define STATE_ABORT 1
#define STATE_EXIT 2
#define STATE_EXITED 3
#define STATE_INVALID 4
#define APB_MISC_DAS_DAP_CTRL_SEL_0 0xc00
#define APB_MISC_DAS_DAC_INPUT_DATA_CLK_SEL_0 0xc40
#define FIFO1 0
#define FIFO2 1
#define I2S_IFC 0
#define I2S_INT INT_I2S1
#define I2S_NAME "i2s1"
#define I2S_FIFO_TX FIFO1
#define I2S_I2S_FIFO_TX_BUSY I2S_I2S_STATUS_FIFO1_BSY
#define I2S_I2S_FIFO_TX_QS I2S_I2S_STATUS_QS_FIFO1
#define I2S_FIFO_RX FIFO2
#define I2S_I2S_FIFO_RX_BUSY I2S_I2S_STATUS_FIFO2_BSY
#define I2S_I2S_FIFO_RX_QS I2S_I2S_STATUS_QS_FIFO2
#define I2S_CLK 11289600
#define TEGRA_DEFAULT_SR 44100
#define TEGRA_SAMPLE_RATES \
(SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_44100 | \
SNDRV_PCM_RATE_48000 | SNDRV_PCM_RATE_88200 | SNDRV_PCM_RATE_96000)
struct tegra_dma_channel;
struct tegra_runtime_data {
struct snd_pcm_substream *substream;
int size;
int dma_pos;
struct tegra_dma_req dma_req1, dma_req2;
volatile int state;
int period_index;
int i2s_shutdown;
int dma_state;
struct tegra_dma_channel *dma_chan;
struct clk *i2s_clk;
struct clk *dap_mclk;
struct clk *audio_sync_clk;
struct i2s_runtime_data i2s_regs;
};
#endif
|
