diff options
| author | Felix Radensky <felix@embedded-sol.com> | 2010-06-28 01:57:39 +0300 |
|---|---|---|
| committer | Wolfgang Denk <wd@denx.de> | 2010-06-29 21:02:16 +0200 |
| commit | 90b5bf211b85eee10c34cbeb907ce381142b7c99 (patch) | |
| tree | 319f90bd75fcc28742fb6b76b5bb30dfc3316709 /common/hush.c | |
| parent | d3bee08332fbc9cc5b6dc22ecd34050a85d44d0a (diff) | |
tsec: Fix eTSEC2 link problem on P2020RDB
On P2020RDB eTSEC2 is connected to Vitesse VSC8221 PHY via SGMII.
Current TBI PHY settings for SGMII mode cause link problems on
this platform, link never comes up.
Fix this by making TBI PHY settings configurable and add a working
configuration for P2020RDB.
Signed-off-by: Felix Radensky <felix@embedded-sol.com>
Acked-by: Andy Fleming <afleming@freescale.com>
Diffstat (limited to 'common/hush.c')
0 files changed, 0 insertions, 0 deletions