summaryrefslogtreecommitdiff
path: root/include/configs/coreboot.h
diff options
context:
space:
mode:
authorSimon Glass <sjg@chromium.org>2012-12-02 03:44:44 +0000
committerSimon Glass <sjg@chromium.org>2012-12-06 14:30:38 -0800
commita7e6d5496c7981803482bfa6970eeda2954d3458 (patch)
tree332800fb45fe2d94f67b29169db0a5c049c77062 /include/configs/coreboot.h
parent55ae10f8dbdf306e210240937ee4d558c8590447 (diff)
x86: Enable ICH6 GPIO controller for coreboot
Coreboot uses this controller to implement GPIO access. Signed-off-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'include/configs/coreboot.h')
-rw-r--r--include/configs/coreboot.h4
1 files changed, 4 insertions, 0 deletions
diff --git a/include/configs/coreboot.h b/include/configs/coreboot.h
index a010adc2d9..fcfa7edfb4 100644
--- a/include/configs/coreboot.h
+++ b/include/configs/coreboot.h
@@ -138,6 +138,9 @@
#undef CONFIG_VIDEO
#undef CONFIG_CFB_CONSOLE
+/* x86 GPIOs are accessed through a PCI device */
+#define CONFIG_INTEL_ICH6_GPIO
+
/*-----------------------------------------------------------------------
* Command line configuration.
*/
@@ -150,6 +153,7 @@
#define CONFIG_CMD_ECHO
#undef CONFIG_CMD_FLASH
#define CONFIG_CMD_FPGA
+#define CONFIG_CMD_GPIO
#define CONFIG_CMD_IMI
#undef CONFIG_CMD_IMLS
#define CONFIG_CMD_IRQ